Service Manuals, User Guides, Schematic Diagrams or docs for : DENON Audio D-MS3-BHM DENON D-MS3+audio
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download DENON D-MS3+audio documenatation <<
Text preview - extract from the document
DENON S-1120
MODEL D-MS3-BH/M 2002.7
8
8
113-0034 3 16 11 TEL 03 (3837) 5321 ( )
113-0034 3 16 11 TEL 03 (3837) 5321 ( )
S-1120 NC 0209
D-MS3 2
500V
1M
(1)
(2)
(1)
(2)
D-MS3 3
D-MS3 4
D-MS3 5
D-MS3 6
: 400Hz
: 30%
75
: 1kHz
L+R : 90% (67.5kHz Dev)
Pilot : 10% (7.5kHz Dev)
75kHz Dev : 100%
D-MS3 7
( i ) ( p )
MD
STOP
( m ) E2PROM
D-MS3 8
CN 3
IC 4
TE 1
VC
IC 1 IC 2
IOP 2
IC 5 IC 3 IOP 1
IC 7
IOP2 IC 10 IC 8
IOP1
CN 1
D-MS3 9
D-MS3 10
CN 3
IC 4
TE 1
VC
IC 1 IC 2
IOP 2
IC 3 IOP 1
VC IC 5
IC 7
TE1 IC 8
IC 10
CN 1
A
VC
B
D-MS3 11
330kohm
TE1
VC
10pF
C1Error
220
(F.BIAS)
b c a
D-MS3 12
D-MS3 13
D-MS3 14
1 2 3 4
MD Mechanism
A
B
C
D
E
D-MS3 15
1 2 3
A
B
C
D
E
IC
CXP82032-144Q(IC406)
& #
& #
!
!
CXP82032Q
Pin No Pin Name Act I/O DESCRIPTION
1~3 - - - Unused Pin
4 PWR_DOWN H/L I Power Down Status from Main Micom
5 FOK H/L I Focus Status From CXD3068Q
6 - - - Unused Pin
7 SCOR H/L I Sync Signal from CXD3068Q
8 - - - Unused Pin
9 SENS H/L I Command Response from CXD3068Q
10~12 - - - Unused Pin
13 SCLK H/L O Serial Read-out clock to CXD3068Q
14 XLST H/L O CXD3068Q Reset Control
15 CDMUTE H/L O D/A Converter mute Control
16 - - - Unused Pin
17 XLAT H/L O CXD3068Q Command Latch
18 LDON 3state I/O CXA2581 SW Pin Control
19 X4_CTL H/L O Spidle Register Control
20 X2_CTL H/L O Spidle Register Control
21 HOST_CS H/L O Serial Communication Disable
22 HOST_CLK H/L I Serial Communication Clock from Main Micom
23 HOST_DI H/L I Serial Communication Data In from Main Micom
24 HOST_DO H/L O Serial Communication Data Out to Main Micom
25 SQSO(CLK) H/L O Sub-Q Read-Out clock to CXD3068Q
26 SQSO(SUBQ) H/L I Sub-Q code From CXD3068Q
27 DATA H/L O CXD3068Q Command
28 - - - Unused Pin
29 TEMP_DET A I Thermal Protection voltage
30 - - - Unused Pin
31 OPSW H/L I Open Switch
32 CLSW H/L I Close Switch
33 DA_LATCH H/L O D/A Converter Command Latch
34 DA_DATA H/L O D/A Converter Command
35 DA_CLOCK H/L O D/A Converter Command Clock
36 - - - Unused Pin
37 EMPHASIS H/L I Emphasis On/Off From CXD3068Q
38 RESET H/L I RESET
39 EXTAL H/L I EXTAL(16MHz)
40 XTAL H/L O XTAL(16MHz)
Pin No Pin Name Act I/O DESCRIPTION
41 GND L I GND
42 TX H/L O TX(32KHz)
43 TEX H/L I TEX(32KHz)
44 VDD H I VDD(+5V)
45 - - - Unused Pin
46 OPEN H/L O Loader Mortor Drive
47 CLOSE H/L O Loader Mortor Drive
48 - - - Unused Pin
49 FAN_DRV H/L I FAN Drive from Main Micom
50~88 - Unused Pin
89 VDD H I VDD(+5V)
90~100 - - - Unused Pin
UPD784218(IC201)
& #
& #
!
!
UPD784218
Pin No Pin Name Act I/O DESCRIPTION
1 FUNCTION_DA H/L O FUNCTION IC(NJU7313AU) DATA
2 FUNCTION_CLK H/L O FUNCTION IC(NJU7313AU) CLOCK
3 FUNCTION_CE L O FUNCTION IC(NJU7313AU) CE
4 VOLUME_DA H/L O VOLUME IC(LC75343M) DATA
5 VOLUME_CLK H/L O VOLUME IC(LC75343M) CLK
6 VOLUME_CE L O VOLUME IC(LC75343M) CE
7 - - O NOT CONNECT
8 - - O NOT CONNECT
9 Vdd H I MICOM MAIN VOLTAGE
10 MULTI_ENCODER1 H/L I ENCODER MULTI JOG RECEIVE+
11 MULTI_ENCODER2 H/L I ENCODER MULTI JOG RECEIVE-
12 VOLUME_ENCODER1 H/L I ENCODER VOLUME RECEIVE+
13 VOLUME_ENCODER2 H/L I ENCODER VOLUME RECEIVE-
14 74HC151_A H/L O 74HC151 A(pin 11)
15 74HC151_B H/L O 74HC151 B(pin 10)
16 74HC151_C H/L O 74HC151 C(pic 9)
17 74HC151_ST L O 74HC151 ST(pin 7)
18 - - O NOT CONNECT
19 REMOCON H/L I REMOTE CONTROL SENSOR IN
20 - - O NOT CONNECT
21 - - O NOT CONNECT
22 FLSHROM MODE L I FLASH WRITE VPP
23 TUNER_CE L O TUNER PLL IC (LC72131) CE
24 TUNER_DO H/L O TUNER PLL IC (LC72131) DATA OUTPUT
25 TUNER_CLK H/L O TUNER PLL IC (LC72131) CLOCK
26 TUNER_DATA H/L I TUNER PLL IC (LC72131) DATA INPUT
27 TUNER_ST L I TUNER PLL IC (LC72131) STEREO INPUT
28 TUNER_TUNE L I TUNER PLL IC (LC72131) TUNE INPUT
29 MD_POWER_CONT H O MD POWER ON/OFF (ON = HIGH)
30 MAIN_POWER_CONT H O MAIN POWER ON/OFF(ON = HIGH)
31 CD_POWER_CONT H CD_POWER ON/OFF(ON = HIGH)
32 HEADPHONE_IN H I HEADPHONE INPUT CHECK(HEADPHONE IN = HIGH)
33 - - O NOT CONNECT
34 USB_ON H I USB ON/OFF CHECK(USB ON = HIGH)
35 USB_PLAY H I USB PLAY CHECK(USB PLAY = HIGH)
36 BEAT_CUT H O FM BEAT CUT
37 Vdd H I POWER SUPPLY
38 X2 H/L - OSC 12.5MHz
39 X1 H/L I OSC 12.5MHz
40 Vss L I GROUND
41 XT2 H/L - 32.768KHz
Pin No Pin Name Act I/O DESCRIPTION
42 XT1 H/L I 32.768KHz
43 RESET L I CPU RESET
44 POWER_CONTROL L I AC CODEOFF CHECK(AC CODE OFF = LOW)
45 PROTECT_IN L I PROTECT CHECK (PROTECT = LOW)
46 - - O NOT CONNECT
47 FUZE_CUT H I FUZE CHECK (FUZE CUT = HIGH)
48 - - O NOT CONNECT
49 - - O NOT CONNECT
50 - - O NOT CONNECT
51 Avdd H I A/D CONVERTER POWER SUPPLY
52 AVref0 H I REFERENCE VOLTAGE TO A/D CONVERTER
53 KEY_IN1 AD I 9 KEY INPUT INCLUDING POWER KEY
54 KEY_IN2 AD I 9 KEY INPUT INCLUDING MD OPEN KEY
55 AREA1 AD I MODEL OPTION
56 AREA2 AD I AREA OPTION
57 - AD I NOT CONNECT
58 - AD I NOT CONNECT
59 LEVEL_in AD I SPEAKER LEVEL
60 - AD I NOT CONNECT
61 Avss L I GROUND FOR A/D CONVERTER
62 FLD_RESET L O FL DRIVER IC(M66005) RESET
63 FLD_CE L O FL DRIVER IC(M66005) CE
64 AVref1 H I D/A CONVERTER POWER SUPPLY
65 - - O NOT CONNECT
66 FLD_DA H/L O FL DRIVER IC(M66005) DATA
67 FLD_CLK H/L O FL DRIVER IC(M66005) CLOCK
68 MD_RXD H/L I MD MECHA DATA INPUT(UART INTERFACE)
69 MD_TXD H/L O MD MECHA DATA OUTPUT(UART INTERFACE)
70 - - O NOT CONNECT
71 sub_power_down L O CD MICOM POWER CHECK OUTPUT
72 - - O NOT CONNECT
73 SUB_SI H/L I CD MICOM DATA INPUT(SERIAL INTERFACE)
74 SUB_SO H/L O CD MICOM DATA OUTPUT(SERIAL INTERFACE)
75 SUB_CLK H/L O CD MICOM CLOCK(SERIAL INTERFACE)
76 SUB_CE L O CD MICOM CE(SERIAL INTERFACE)
77 SUB_RESET H O CD MICOM RESET (RESET = HIGH)
78 - - O NOT CONNECT
79 MD_CE H O MD MECHA CE
80 MD_RESET H O MD MECHA RESET (RESET = HIGH)
81 CD_MUTE L I CD MUTE CHECK (CD MUTE = LOW)
82 MD_DISC_IN H I MD MECHA DISC IN (DISC IN = HIGH)
83 - - O NOT CONNECT
84 - - O NOT CONNECT
85 - - O NOT CONNECT
86 RED_LED H O STANBY LED READ PART ON/OFF (ON = HIGH)
87 GREEN_LED H O STANBY LED GREEN PART ON/OFF(ON = HIGH)
88 - - O NOT CONNECT
89 SURR_BYPASS H/L O BYPASS ON/OFF (ON = HIGH)
90 SURROUND H/L O SURROUND ON/OFF (ON = HIGH)
91 - - O NOT CONNECT
92 MD_MUTE H O MD MUTE ON/OFF (ON = LOW)
93 LINE_MUTE L O MAIN MUTE ON/OFF (ON = LOW)
94 SP_RLY L O SPEAKER RELAY ON/OFF (ON = LOW)
95 AMP_STBY L O POWER AMPLIFIER STANBY ON/OFF (ON = LOW)
96 - - O NOT CONNECT
97 OPTICAL_MUTE L O OPTICAL OUTPUT ON/OFF(ON = HIGH)
98 - - O NOT CONNECT
99 - - O NOT CONNECT
100 Vss L I GROUND
CXD3068Q(IC304)
WDCK
WFCK
PCMD
EMPH
VPCO
MUTE
XUGF
C2PO
LRCK
XTAO
V16M
VCTL
XTSL
XTAI
GFS
BCK
VF16M
AVDDO
AVSSO
AVDD1
VPCO
ASYO
RFDC
AVSS1
RFAC
VCTL
CLTV
ADIO
IGES
BIAS
ASYI
FILO
PCO
FILI
71 72 69 59 60 58 11 13 68 10 17 14 65 66 67 3
CE
TE
37 TES1
60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
36 TEST
FSTO 27 Clock Error
DVDD2 61 40 SE 2 XRST
C4M 16 Generator Corrector
ASYE 62 39 FE EFM D/A
MD2 63 38 VC RFAC 50 demodurator Interface
DOUT 64 37 TES1 ASYI 49
Asymmetry
LRCK 65 36 TEST ASYO 48
Corrector
PCMD 66 35 DVSS1 ASYE 62 32K 63 MD2
Digital
BCK 67 34 FRDR BIAS 57 RAM OUT 64 DOUT
EMPH 68 33 FFDR
XPCK 12
XTSL 69 32 TRDR Sub Code
FILO 53 Processor
DVSS2 70 31 TFDR Digital
FILI 54 PLL
XTAI 71 30 SRDR
PCO 55
XTAO 72 29 SFDR
CLTV 52
SOUT 73 28 DVDD1
MDP 25
SOCK 74 27 FSTO LOCK 24
Digital
CLV
XOLT 75 26 SSTP PWMI 23
SQSO 76 25 MDP 7
SENS
SQCK 77 24 LOCK DATA 4
SCSY 78 23 PWMI XLAT 5
SBSO 79 22 FOK CLOK 6
EXCK 80 21 DFCT SCOR 15 CPU
SBSO 79 Interface
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
EXCK 80
Servo
DVDD0
XRST
MUTE
DATA
XLAT
CLOK
SENS
SCLK
ATSK
WFCK
XUGF
XPCK
GFS
C2PO
SCOR
C4M
WDCK
DVSS0
COUT
MIRR
SCSY 78 Auto
Sequencer
SQSO 76
SQCK 77
73 SOUT
74 SOCK
75 XOLT
SERVO 8 SCLK
Interface
19 COUT
26 SSTP
9 ATSK
20 MIRR
MIRR
DFCT 21 DFCT
RFDC 43 FOK 22 FOK
CE 42
SERVO DSP PWM GENERATOR
TE 41 33 FFDR
OPAmp A/D FOCUS PWM
SE 40 FOCUS SERVO 34 FRDR
Analog SW Converter GENERATOR
FE 39 31 TFDR
TRACKING TRACKING PWM
VC 38 SERVO GENERATOR 32 TRDR
IGEN 46 SLED PWM 29 SFDR
SLED SERVO GENERATOR
30 SRDR
44
ADIO
CXD3068Q
CXA2581N(IC301)
DC_OFST
TE_BAL
RFDCO
RFDCI
RFG
RFC
VFC
BST
VCC
CEI
FEI
VC
CE
TE
FE
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
1
LD 2 3 4 5 6 7 8 9 10 11 12 13 14 15
PD
EQ_IN
AC_SUM
GND
A
B
C
D
E
F
SW
DVCC
DVC
RFAC
CXA2581N
Pin
Symbol I/O Description
No.
1 LD O APC amplifier output.
2 PD I APC amplifier input.
3 EQ_IN I RFAC system VCA block and EQ block input.
4 AC_SUM O RFAC system RF SUM output.
5 GND I GND.
6 A I A signal input.
7 B I B signal input.
8 C I C signal input.
9 D I D signal input.
10 E I E signal input.
11 F I F signal input.
12 SW I Mode switching signal input.
13 DVCC I DVCC.
14 DVC O DVC output.
15 RFAC O RFAC signal output.
16 FE O Focus error signal output.
17 FEI I FE amplifier virtual ground.
18 TE O Tracking error signal output.
19 TE_BAL I TE balance adjustment.
20 CE O Center error signal output.
21 CEI I CE amplifier virtual ground.
22 VCC I VCC.
23 RFG I RFAC system VCA block low frequency gain adjustment.
24 BST I EQ boost level adjustment.
25 VFC I EQ cut-off frequency adjustment.
26 RFC I EQ cut-off frequency adjustment.
27 VC O VC voltage output.
28 RFDCO O RFDC signal output.
29 RFDCI I RFDC amplifier virtual ground.
30 DC_OFST I RFDC signal output offset adjustment.
PCM1742(IC305)
BCK
BCK 1 16 SCK
DATA 2 15 ML Audio
LRCK Serial Output Amp and VOUTL
LRCK 3 14 MC DAC
Port Low-Pass Filter
DGND 4 13 MD
PCM1742 4x/8x
DATA
VDD 5 12 ZEROL/NA Oversampling Enhanced
Digital Filter Multilevel
VCC 6 11 ZEROR/ZEROA Delta-Sigma
with VCOM
Function Modulator
VOUTL 7 10 VCOM ML
Controller
VOUTR 8 9 AGND
Serial Output Amp and
DAC
MC Control Low-Pass Filter VOUTR
Port
MD
System Clock
System Clock
SCK Zero Detect Power Supply
Manager
ZEROL
ZEROR
VDD
DGND
VCC
AGND
PCM2702(IC701)
PLYBCK
AGNDR
SSPND
AGNDL
ZERO
VCCR
VCCL
XTI 1 28 XTO
VDDC 2 27 VCCP
USB
DGNDC 3 26 AGNDP Packet Audio
D+ Data Data Low-Pass VOUTL
VDD 4 25 VCCL Multi- DAC
Filter
D◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo