Service Manuals, User Guides, Schematic Diagrams or docs for : Sony Notebook MBX-224 M960 M970
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download MBX-224 M960 M970 documenatation <<
Text preview - extract from the document
5 4 3 2 1
Schematics Page Index (Title / Revision / Change Date)
Page Title of Schematics Page Rev. Page Title of Schematics Page Rev. Page Title of Schematics Page Rev.
01 Schematics Page Index SA 43 Express Card SA 85 History(2) SA
02 Block Diagram SA 44 Mini-PCIE Card (WLAN) SA 86 History(3) SA
03 ARD (DMI,PEG,FDI) SA 45 LAN (88E8057) 1/2 SA 87 History(4) SA
D
04 ARD (CLK,MISC,JTAG) SA 46 LAN (Transformer) 2/2 SA 88 History(5) SA D
05 ARD (DDR3) SA 47 SATA HDD SA 89 History(6) SA
06 ARD (POWER) SA 48 SATA CD-ROM SA 90 History(7) SA
07 ARD (GRAPHICS POWER) SA 49 eSATA COMBO SA 91 History(8) SA
08 ARD (GND) SA 50 PCIE (MS) 1/2 SA 92 History(9) SA
09 ARD (RESERVED) SA 51 PCIE (SD) 1/2 SA 93 History(10) SA
10 PCH (HDA,JTAG,SAT) SA 52 Camera Connector SA
11 PCH (PCI-E,SMBUS,CLK) SA 53 Bluetooth Connector SA
12 PCH (DMI,FDI,GPIO) SA 54 Felica Connector SA
13 PCH (LVDS,DDI) SA 55 Status LED & LID SA
14 PCH (PCI,USB,NVRAM) SA 56 FAN SA
15 PCH (GPIO,VSS_NCTF,RSVD) SA 57 Touch Pad SA
16 PCH (POWER) 1/2 SA 58 Thermal Sensor SA
17 PCH (POWER) 2/2 SA 59 Switch DB Conn. SA
18 PCH (VSS) SA 60 AUDIO SPEAKER CONNECTOR SA
C
19 CLOCK GEN SA 61 Audio/USB DB Conn. SA C
20 DDRIII(SO-DIMM_0) 1/3 SA 62 Switch (Botton & KB LED) SA
21 DDRIII(SO-DIMM_1) 2/3 SA 63 Audio (CODEC) SA
22 VGA (PCI-E) 1/6 SA 64 Audio (MUTE) SA
23 VGA (Strap) 2/6 SA 65 Audio (Power) SA
24 VGA (I/O) 3/6 SA 66 Audio (Audio & USB Conn.) SA
25 VGA (Memory BUS) 4/6 SA 67 Audio (Head Phone Jack) SA
26 VGA (LVDS) 5/6 SA 68 Audio (Ext MIC Jack) SA
27 VGA (Power) 6/6 SA 69 Audio (USB Port) SA
28 VRAM(DDR3)# 1/4 SA 70 Power Design Diagram SA
29 VRAM(DDR3)# 2/4 SA 71 DCIN&Charger SA
30 VRAM(DDR3)# 3/4 SA 72 Discharge Circuit SA
31 VRAM(DDR3)# 4/4 SA 73 Identify IC SA
32 VRAM(BYPASS) 1/2 SA 74 SYS Power (+3_3V/+5V) SA
B 33 VRAM(BYPASS) 2/2 SA 75 VTT&PCH Power(+1_1/1_05V) SA B
34 CRT SA 76 DDR3 Power(+1_5V/+0_75V) SA
35 LVDS SA 77 SYS Power(+1_8V) SA
36 Inverter CONNECTOR SA 78 CPU Power_VHCORE SA
37 LVDS CONNECTOR SA 79 CPU Power_VID SA
38 HDMI SA 80 VGA Power(ATI_VDD) SA
39 EC+KBC (NPCE783L) SA 81 Others power plane SA
40 KB Connector SA 82 OVP protection SA
41 SPI Flash ROM SA 83 HOLE & AMI LABEL SA
42 Debug Port SA 84 History(1) SA
1P-0099J00-80SB (IRIS MB)
Project Code & Schematics Subject: M960&M970 H Model 1P-1099J00-80SB (IRIS AUDIO)
1P-1099J01-80SB (IRIS PWR)
PCB P/N: 1P-0099500-80SB (HANNSTAR MB) P. Leader Check by Design by
A
1P-1099500-80SB (HANNSTAR Audio) A
1P-1099501-80SB (HANNSTAR PWR)
HON HAI Precision Ind. Co., Ltd.
FOXCONN
Title
CCPBG - R&D Division
Index Page
Size Document Number Rev
A3
M960&M970 H Model SA
Date: Thursday, December 24, 2009 Sheet 1 of 86
5 4 3 2 1
1 2 3 4 5 6 7 8
M960&M970 H Model Calpella Platform+ AMD Madison/Park Discrete
Graphic+ VRAM*8
CHARGER
A
Arrandale SO-DIMM 0 BQ24753A
A
CK505 X,TAL
Processor 800/1066 MHZ 800/1066 MHZ
SL28748CLC INPUTS OUTPUTS
DDR(III) 204 pin 14.318MHZ
Page 19 DC_IN
HDMI Micro-FCPGA-989 Page 20
TMDS BATTERY DCBATOUT
Page 38 (989-pin rPGA socket)
GFX PCIE X16
37.5 mm X 37.5 mm SO-DIMM 1
LVDS
LVDS Page 3~9
800/1066 MHZ
800/1066 MHZ SYSTEM DC/DC
WSXGA AMD SN0608098
Page 37 DDR(III) 204 pin
Madison-LP M2 Page 21 INPUTS OUTPUTS
CRT Park-XT M2
CRTPage 34
+3VALW
29mm X 29mm +5VALW
DCBATOUT
Page 22~27 +5VALW_LDO
DMI X4 +12V For Load
DDR3 VRAM SYSTEM DC/DC
Madison
B DDR3 1GB(1Gbx8pcs) TPS51218+G2998 B
Camera Module
Park Ethernet GbE INPUTS OUTPUTS
Transformer
DDR3 512MB(1Gbx4pcs) 4 PCIE 88E8059 +1_5VSUS
CAM(0.3M) LANKom Page 46 RJ45 DCBATOUT
Page 28~33 Marvell Page 45 +0_75VRUN
Page 52 PCH 4 USB 10/100/1000
LG-2413S-1
Digital Mic Ibex Peak-M SYSTEM DC/DC
Ricoh R5U231 MS Duo(HG)
TPS51218
(HM55) CardReader SD Card INPUTS OUTPUTS
(USB x 12) Page 50 Page 51
Int. Speaker HDA SATA 3Gb/s +1_05V_VTT
(PCIE x 8) SATA DCBATOUT
1.0 Walt x 2 Page 60 676 mBGA
Realtek (SATA x 4) SATA 3Gb/s HDD Page 47 ExpressCard
25 mm X 27 mm
ALC269 USB2.0 3
Page 10~18
34mm Page 43 CPU DC/DC
w/ Class D Amp. SPI SATA
MAX17030
Mini-PCIE Card
Page 63 SATA 3Gb/s ODD Page 48 INPUTS OUTPUTS
Ext. Mic In Jack (WLAN) Page 44
Page 68 DCBATOUT VHCORE
Pre-AMP
LPC Flash BIOS
Headphone Jack Bluetooth
C
32M bit X 1 C
Page 67
Page 10
Page 53 SYSTEM DC/DC
USB 2.0 TPS51217
Felica INPUTS OUTPUTS
CONN.X3
Page 69 Page 54 DCBATOUT VDD CORE
Audio/USB DB Page 63~69
Winbond
USB 2.0 / eSATA NPCE783L
Combo CONN.
Page 49
LQFP-128
Page 39
PWM/TACH
PS/2
GPIO
SPI
35001 Bus SMBus 1
SMBus 2
D D
Flash BIOS Thermal Sensor
FAN Lid Switch 1M bit x1 BATT ID BATT CONN W83L771AWG Touch PAD Switch DB
Page 56 Page 55 Page 41 Page 73 Page 71 (VGA) Page 58 Page 57 Page 59
HON HAI Precision Ind. Co., Ltd.
FOXCONN
Title
CCPBG - R&D Division
Block Diagram
Size Document Number Rev
Custom
M960&M970 H Model SA
Date: Thursday, December 24, 2009 Sheet 2 of 86
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
A A
U67A
B26 PEG_COMP R361 1 49.9_F 2 0402
PEG_ICOMPI
12 DMI_TXN[3:0] PEG_ICOMPO A26
DMI_TXN0 A24 B27
DMI_TXN1 DMI_RX#[0] PEG_RCOMPO PEG_RBIAS R848 1 750_F
C23 DMI_RX#[1] PEG_RBIAS A25 2 0402
DMI_TXN2 B22 DMI_RX#[2] PEG_RXN[15..0] 22
DMI_TXN3 A21 DMI_RX#[3] PEG_RX#[0] K35 PEG_RXN15 If PCIe Graphics is not implemented,
J34 PEG_RXN14
12 DMI_TXP[3:0]
DMI_TXP0 B24
PEG_RX#[1]
J33 PEG_RXN13 the TX/RX pairs can be left as No Connect.
DMI_TXP1 DMI_RX[0] PEG_RX#[2] PEG_RXN12
D23 DMI_RX[1] PEG_RX#[3] G35
DMI
DMI
DMI_TXP2 B23 G32 PEG_RXN11
DMI_RX[2] PEG_RX#[4] PEG_RXN_C[15..0] 22
DMI_TXP3 A22 F34 PEG_RXN10
DMI_RX[3] PEG_RX#[5] PEG_RXN9 PEG_TXN0 PEG_RXN_C0
12 DMI_RXN[3:0] PEG_RX#[6] F31 1 2
DMI_RXN0 D24 D35 PEG_RXN8 C589 0.1U_6.3V_K 0402_X5R
DMI_RXN1 DMI_TX#[0] PEG_RX#[7] PEG_RXN7 PEG_TXN1 PEG_RXN_C1
G24 DMI_TX#[1] PEG_RX#[8] E33 1 2
DMI_RXN2 F23 C33 PEG_RXN6 C591 0.1U_6.3V_K 0402_X5R
DMI_RXN3 DMI_TX#[2] PEG_RX#[9] PEG_RXN5 PEG_TXN2 PEG_RXN_C2
H23 DMI_TX#[3] PEG_RX#[10] D32 1 2
B32 PEG_RXN4 C594 0.1U_6.3V_K 0402_X5R
12 DMI_RXP[3:0] PEG_RX#[11]
DMI_RXP0 D25 C31 PEG_RXN3 PEG_TXN3 1 2 PEG_RXN_C3
DMI_RXP1 DMI_TX[0] PEG_RX#[12] PEG_RXN2 C595 0.1U_6.3V_K 0402_X5R
F24 DMI_TX[1] PEG_RX#[13] B28
DMI_RXP2 E23 B30 PEG_RXN1 PEG_TXN4 1 2 PEG_RXN_C4
DMI_RXP3 DMI_TX[2] PEG_RX#[14] PEG_RXN0 C597 0.1U_6.3V_K 0402_X5R
G23 DMI_TX[3] PEG_RX#[15] A31
PEG_TXN5 1 2 PEG_RXN_C5
PEG_RXP[15..0] 22
J35 PEG_RXP15 C600 0.1U_6.3V_K 0402_X5R
PEG_RX[0] PEG_RXP14 PEG_TXN6 PEG_RXN_C6
PEG_RX[1] H34 1 2
H33 PEG_RXP13 C603 0.1U_6.3V_K 0402_X5R
PEG_RX[2] PEG_RXP12 PEG_TXN7 PEG_RXN_C7
E22 FDI_TX#[0] PEG_RX[3] F35 1 2
D21 G33 PEG_RXP11 C604 0.1U_6.3V_K 0402_X5R
B FDI_TX#[1] PEG_RX[4] PEG_RXP10 PEG_TXN8 PEG_RXN_C8 B
D19 FDI_TX#[2] PEG_RX[5] E34 1 2
D18 F32 PEG_RXP9 C607 0.1U_6.3V_K 0402_X5R
FDI_TX#[3] PEG_RX[6] PEG_RXP8 PEG_TXN9 PEG_RXN_C9
G21 FDI_TX#[4] PEG_RX[7] D34 1 2
PEG_RXP7 C611 0.1U_6.3V_K 0402_X5R
PCI EXPRESS -- GRAPHICS
E19 FDI_TX#[5] PEG_RX[8] F33
F21 B33 PEG_RXP6 PEG_TXN10 1 2 PEG_RXN_C10
FDI_TX#[6] PEG_RX[9] C615 0.1U_6.3V_K 0402_X5R
Intel(R) FDI
Intel(R) FDI
G18 D31 PEG_RXP5
FDI_TX#[7] PEG_RX[10] PEG_RXP4 PEG_TXN11 PEG_RXN_C11
PEG_RX[11] A32 1 2
C30 PEG_RXP3 C617 0.1U_6.3V_K 0402_X5R
PEG_RX[12] PEG_RXP2 PEG_TXN12 PEG_RXN_C12
D22 FDI_TX[0] PEG_RX[13] A28 1 2
C21 B29 PEG_RXP1 C659 0.1U_6.3V_K 0402_X5R
FDI_TX[1] PEG_RX[14] PEG_RXP0 PEG_TXN13 PEG_RXN_C13
D20 FDI_TX[2] PEG_RX[15] A30 1 2
C18 C627 0.1U_6.3V_K 0402_X5R
FDI_TX[3] PEG_TXN15 PEG_TXN14 PEG_RXN_C14
G22 FDI_TX[4] PEG_TX#[0] L33 1 2
E20 M35 PEG_TXN14 C631 0.1U_6.3V_K 0402_X5R
FDI_TX[5] PEG_TX#[1] PEG_TXN13 PEG_TXN15 PEG_RXN_C15
F20 FDI_TX[6] PEG_TX#[2] M33 1 2
G19 M30 PEG_TXN12 C641 0.1U_6.3V_K 0402_X5R
FDI_TX[7] PEG_TX#[3] PEG_TXN11
PEG_TX#[4] L31
R1602 1 1K_J 2 0402 FDI_FSYNC0 F17 K32 PEG_TXN10
R1600 FDI_FSYNC[0] PEG_TX#[5]
1 1K_J 2 0402 FDI_FSYNC1 E17 FDI_FSYNC[1] PEG_TX#[6] M29 PEG_TXN9
PEG_RXP_C[15..0] 22
J31 PEG_TXN8
R1601 PEG_TX#[7]
1 1K_J 2 0402 FDI_INT C17 FDI_INT PEG_TX#[8] K29 PEG_TXN7
H30 PEG_TXN6 PEG_TXP0 1 2 PEG_RXP_C0
R1614 PEG_TX#[9] C588 0.1U_6.3V_K 0402_X5R
1 1K_J 2 0402 FDI_LSYNC0 F18 FDI_LSYNC[0] PEG_TX#[10] H29 PEG_TXN5
R1603 1 1K_J 2 0402 FDI_LSYNC1 D17 F29 PEG_TXN4 PEG_TXP1 1 2 PEG_RXP_C1
FDI_LSYNC[1] PEG_TX#[11] PEG_TXN3 C590 0.1U_6.3V_K 0402_X5R
PEG_TX#[12] E28
D29 PEG_TXN2 PEG_TXP2 1 2 PEG_RXP_C2
PEG_TX#[13] PEG_TXN1 C592 0.1U_6.3V_K 0402_X5R
PEG_TX#[14] D27
C26 PEG_TXN0 PEG_TXP3 1 2 PEG_RXP_C3
PEG_TX#[15] C593 0.1U_6.3V_K 0402_X5R
C C
FDI_FSYNC[0], FDI_FSYNC[1], PEG_TX[0] L34 PEG_TXP15 PEG_TXP4
C596
1 2
0.1U_6.3V_K 0402_X5R
PEG_RXP_C4
M34 PEG_TXP14
FDI_LSYNC[0], FDI_LSYNC[1] PEG_TX[1]
M32 PEG_TXP13 PEG_TXP5 1 2 PEG_RXP_C5
can be ganged together with PEG_TX[2]
PEG_TX[3] L30 PEG_TXP12 C598 0.1U_6.3V_K 0402_X5R
one resistor PEG_TX[4] M31 PEG_TXP11
PEG_TXP10
PEG_TXP6
C601
1 2
0.1U_6.3V_K 0402_X5R
PEG_RXP_C6
PEG_TX[5] K31
M28 PEG_TXP9 PEG_TXP7 1 2 PEG_RXP_C7
PEG_TX[6] PEG_TXP8 C602 0.1U_6.3V_K 0402_X5R
PEG_TX[7] H31
K28 PEG_TXP7 PEG_TXP8 1 2 PEG_RXP_C8
PEG_TX[8] PEG_TXP6 C605 0.1U_6.3V_K 0402_X5R
PEG_TX[9] G30
G29 PEG_TXP5 PEG_TXP9 1 2 PEG_RXP_C9
PEG_TX[10] PEG_TXP4 C608 0.1U_6.3V_K 0402_X5R
PEG_TX[11] F28
E27 PEG_TXP3 PEG_TXP10 1 2 PEG_RXP_C10
PEG_TX[12] PEG_TXP2 C612 0.1U_6.3V_K 0402_X5R
PEG_TX[13] D28
C27 PEG_TXP1 PEG_TXP11 1 2 PEG_RXP_C11
PEG_TX[14] PEG_TXP0 C616 0.1U_6.3V_K 0402_X5R
PEG_TX[15] C25
PEG_TXP12 1 2 PEG_RXP_C12
C61 0.1U_6.3V_K 0402_X5R
PEG_TXP13 1 2 PEG_RXP_C13
CPU SOCKET_989P C65 0.1U_6.3V_K 0402_X5R
FOX_PZ98927-3641-01F PEG_TXP14 1 2 PEG_RXP_C14
C628 0.1U_6.3V_K 0402_X5R
PEG_TXP15 1 2 PEG_RXP_C15
C642 0.1U_6.3V_K 0402_X5R
For Disable Arrandale Graphic
In addition, FDI_RXN_[7:0] and FDI_RXP_[7:0] can be left floating on the PCH.
FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The
D GFX_IMON,FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT D
signals on the Arrandale side should be tied to GND (through 1-k ◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo