Service Manuals, User Guides, Schematic Diagrams or docs for : asus ASUS K53 U drawings la-7322pr10_0217d--PBL60
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download ASUS K53 U drawings la-7322pr10_0217d--PBL60 documenatation <<
Text preview - extract from the document
A B C D E
1 1
Compal Confidential
2 2
PBL60 Schematics Document
AMD APU Zacate-FT1 + FCH Hudson-M1 + GPU Seymour XT-M2
3
2010-02-15 3
REV:1.0
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010/06/30 Deciphered Date 2012/06/30 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P01-Cover Page
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA-7322P
Date: Thursday, February 17, 2011 Sheet 1 of 47
A B C D E
A B C D E
Compal confidential
File Name : LA-7322P
AMD Seymour-XT
DDR3 VRAM PCI-E GPP x4 GEN2
Memory BUS(DDRIII) 204pin DDRIII-SO-DIMM X2
1 512M/1G AMD Brazos APU 1
Single Channel page 8,9
64*16/128*16 *4 BANK 0, 1, 2, 3
page 17 ~ 24 FT1 1.5V DDRIII
LVDS(UMA & PX)
BGA 413-Ball
LVDS Conn. 19mm x 19mm
page 10
HDMI Conn. HDMI(UMA & PX)
page 11
CRT Conn. CRT(UMA & PX)
page 10 page 5,6,7
UMI Gen.1 x4
Port 0
2.5GT/s per lane SATA HDD Conn.
page 29
SATA Port 1
SATA ODD Conn.
2
page 29 2
Hudson M1
PCI-E 2.0 x1 2Channel Speaker
BGA 605-Ball
page 26
23mm x 23mm
AZALIA Audio Codec Audio Jacks X 2
Port 1 Port 0
ALC269 (Headphone, MIC)
page 26 page 26
Mini Card-1 WLAN LAN(GbE) USB2.0 DMIC
(With Bluetooth) RTL8111E page 10
page 28 page 25 page 12 ~ 16
Port 0
USB Conn.
page 32
Port 1
3 RJ45 LPC BUS USB Conn. 3
page 32
page 25
Port 5
USB Conn.
ENE KB930 (LS-7322P)
page 30 Port 2
Camera
page 10
Port 3
Mini Card WLAN
(With Bluetooth)28
page
LS-7326P Port 4
Card Reader
Power BD Touch Pad SPI ROM Int.KBD
page 31 page 30 page 31
RTS5137 page 27
LS-7322P
4 Audio BD 4
Thermal Sensor
page 18 Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010/06/30 Deciphered Date 2012/06/30 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P02-Block Diagrams
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA-7322P
Date: Thursday, February 17, 2011 Sheet 2 of 47
A B C D E
A B C D E
Voltage Rails FCH Hudson-M1 Brazos FCH Hudson-M1
Power Plane Description S1 S3 S5 USB Port List PCIE Port List SATA Port List
VIN Adapter power supply (19V) N/A N/A N/A USB1.1 PCIE0 SATA0 HDD
B+ AC or battery power rail for power circuit. N/A N/A N/A
Port0 NC PCIE1 SATA1 ODD
APU
+APU_CORE Core voltage for CPU (0.7-1.2V) ON OFF OFF GPU
+APU_CORE_NB 1.0V switched power rail ON OFF OFF Port1 NC PCIE2 PCIE x4 SATA2 NC
1 1
+1.5V 1.5V power rail for CPU VDDIO and DDRIII ON ON OFF
USB2.0 PCIE3 SATA3 NC
+0.75VS 0.75VS switched power rail for DDR terminator ON OFF OFF
+1.0VS 1.0V switched power rail for NB VDDC & VGA ON OFF OFF Port0 JUSB1 PCIE0 LAN SATA4 NC
+1.1VS 1.1VS switched power rail ON OFF OFF
Port1 JUSB2 PCIE1 WLAN SATA5 NC
FCH
+1.8VS 1.8V switched power rail ON OFF OFF
+3VALW 3.3V always on power rail ON ON ON* Port2 Camera PCIE2 NC
+3V_LAN 3.3V power rail for LAN ON ON(WOL) OFF
Port3 JMINI(WLAN) PCIE3 NC
+3VS 3.3V switched power rail ON OFF OFF
+5VALW 5V always on power rail ON ON ON* Port4 Card Reader
+5VS 5V switched power rail ON OFF OFF
Port5 JUSB3
+VSB VSB always on power rail ON ON ON*
+RTCVCC RTC power ON ON ON Port6 NC
+1.1VALW 1.1V always on power rail ON ON ON*
Port7 NC
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
Port8 NC
2 Port9 NC 2
SMBUS Control Table
Port10 NC
SOURCE MIINI1 BATT APU FCH SODIMM VRAM
Port11 NC
Port12 NC
EC_SMB_CK1
EC_SMB_DA1
KB930 X V X X X X Port13 NC
EC_SMB_CK2
EC_SMB_DA2
KB930 X X V V X V
FCH_SMCLK0
FCH_SMDAT0
FCH
(+3VS) V X X X V X SCL0,
SCL1,
SDA0
SDA1
(Primary SMBUS in the S0 domain)
(Secondary SMBUS supporting ASF)
SCL2, SDA2 (Primary SMBUS in the S5 domain)
SCL3, SDA3 (Primary low-voltage SBMBUS for Processor TSI)
FCH_SMCLK3 FCH
FCH_SMDAT3 (+3VALW) X X V X X X SCL4, SDA4 (Primary SMBUS in the S5 domain)
3 3
L01 : 16G@/VGA@/LS@/X76@L03
L02 : 16G@/UMA@/LS@
L03 : 15G@/VGA@/LS@/X76@L03
L04 : 15G@/UMA@/LS@
: etoN lobmyS L05 : 16G@/VGA@/LS@/X76@L01
L06 : 15G@/VGA@/LS@/X76@L01
BOM Structure dnuorG latigiD snaem : L07 : 1G@/VGA@/LS@/X76@L03
15G@: 1.5G CPU (E240)
16G@: 1.6G CPU (E350) L08 : 1G@/UMA@/LS@
1G@ : 1G CPU (C50) dnuorG golanA snaem : L09 : 1G@/VGA@/LS@/X76@L01
UMA@ : APU output.
4 VGA@ : GPU used. 4
LS@ : Level shift used.
X76@L01 :VRAM 1G.
X76@L03 :VRAM 512M.
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010/06/30 Deciphered Date 2012/06/30 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P03-Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA-7322P
Date: Thursday, February 17, 2011 Sheet 3 of 47
A B C D E
5 4 3 2 1
Without BACO option :
Power-Up/Down Sequence PE_GPIO0 : Low -> Reset dGPU ; High ->Normal operation
1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON
sequence, though a shorter ramp-up duration is preferred.
BACO option :
2. VDDR3 should ramp-up before or simultaneously with VDDC. PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)
3. For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before
D DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10. dGPU Power Pins Voltage PX 3.0 BACO Mode Max current
D
4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, 1.8V OFF ON 1679mA
VDD_CT have ramped up. DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD,
DP[D:A]_VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI,
5.VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to
DPLL_PVDD, MPV18, and SPV18
ramp-up (or vice versa).)
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and 1.0V OFF ON 575mA
SPV10
PCIE_VDDC 1.0V OFF ON 2A
VDDR3(3.3VSG) Note: Do not drive any IOs before VDDR3 is ramped up.
VDDR3 , and A2VDD 3.3V OFF ON 190mA
BIF_VDDC (current consumption = [email protected], in Same as OFF ON 70mA
PCIE_VDDC(1.0V) BACO mode) VDDC Same as
PCIE_VDDC
VDDR1 1.5V OFF OFF 2.8A
C
VDDR1(1.5VSG) VDDC/VDDCI 1.12V OFF OFF 12.9A C
VDDC/VDDCI(1.12V)
VDD_CT(1.8V)
PE_GPIO0 PE_EN BACO Switch
iGPU dGPU
PERSTb BIF_VDDC
PE_GPIO1
REFCLK PX_mode
B +3.3VALW MOS
+3.3VSG B
Straps Reset 1
+1.5V SI4800
+1.5VSG
Straps Valid +1.0V +1.0VSG
Regulator
2 3
Global ASIC Reset
+B Regulator
+VGA_CORE
+1.8V +1.8VSG
T4+16clock
SI4800
5 4
PWRGOOD
A A
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010/06/30 Deciphered Date 2012/06/30 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P04-dGPU Block Diagram
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA-7322P
Date: Thursday, February 17, 2011 Sheet 4 of 47
5 4 3 2 1
5 4 3 2 1
+1.8VS U22B
R398 1 2 150_0402_1%
DISPLAYPORT 1
11 APU_HDMI_TX2P A8 TDP1_TXP0 DP_ZVSS H3
DP MISC
11 APU_HDMI_TX2N B8
TDP1_TXN0
DP_BLON G2 APU_ENBKL 10
R399 1 2 1K_0402_5% APU_SVC B9 H2
11 APU_HDMI_TX1P TDP1_TXP1 DP_DIGON APU_ENVDD 10
R400 1 2 1K_0402_5% APU_SVD A9 H1
D APU_RST# 11 APU_HDMI_TX1N TDP1_TXN1 DP_VARY_BL APU_BLPWM 10 D
R142 2 1 300_0402_5%
R401 2 1 300_0402_5% APU_PWRGD D10
TEST_25_L 11 APU_HDMI_TX0P TDP1_TXP2 APU_HDMI_CLK
R402 1 2 510_0402_1% C10 B2
11 APU_HDMI_TX0N TDP1_TXN2 TDP1_AUXP APU_HDMI_CLK 11
R141 1 2 1K_0402_5% TEST36 C2 APU_HDMI_DATA
TDP1_AUXN APU_HDMI_DATA 11
11 APU_HDMI_CLKP A10
TDP1_TXP3
11 APU_HDMI_CLKN B10 TDP1_TXN3 TDP1_HPD C1 APU_HDMI_HPD 11
C237 @ 0.01U_0402_25V7K B5 A3 APU_LCD_CLK
10 APU_TXOUT2+ LTDP0_TXP0 LTDP0_AUXP APU_LCD_CLK 10
APU_RST# APU_LCD_DATA
DISPLAYPORT 0
1 2 10 APU_TXOUT2- A5 LTDP0_TXN0 LTDP0_AUXN B3 APU_LCD_DATA 10
C238 @ 0.01U_0402_25V7K
1 2 APU_PWRGD D6 D3 R406 1 2 100K_0402_5%
10 APU_TXOUT1+ LTDP0_TXP1 LTDP0_HPD +5VS
10 APU_TXOUT1- C6
LTDP0_TXN1
DAC_RED C12 APU_CRT_R 10
A6 D13 R407 1 2 150_0402_1%
10 APU_TXOUT0+ LTDP0_TXP2 DAC_REDB
10 APU_TXOUT0- B6 A12 APU_CRT_G 10
+3VS LTDP0_TXN2 DAC_GREEN R408 1
B12 2 150_0402_1%
DAC_GREENB
D8 A13
VGA DAC
APU_PROCHOT# 10 APU_TXCLK+ LTDP0_TXP3 DAC_BLUE APU_CRT_B 10
R410 1 2 1K_0402_5% C8 B13 R409 1 2 150_0402_1%
10 APU_TXCLK- LTDP0_TXN3 DAC_BLUEB
12 APU_CLKP V2 E1 APU_CRT_HSYNC 10
CLKIN_H DAC_HSYNC
12 APU_CLKN V1 E2 APU_CRT_VSYNC 10
CLKIN_L DAC_VSYNC
CLK
12 APU_DISP_CLKP D2 DISP_CLKIN_H DAC_SCL F2 APU_CRT_DDC_SCL 10
R411 1 2 1K_0402_5% APU_ALERT#_R D1 D4
12 APU_DISP_CLKN DISP_CLKIN_L DAC_SDA APU_CRT_DDC_SDA 10
R143 1 2 1K_0402_5% APU_SIC J1 D12 R144 1 2 499_0402_1%
43 APU_SVC SVC DAC_ZVSS
43 APU_SVD J2
SVD
SER
R414 1 2 1K_0402_5% APU_SID R1 PAD T66
APU_SIC TEST4
P3 SIC TEST5 R2 PAD T67
APU_SID P4 R6
SID TEST6
T5 PAD T68
TEST14 TEST15 R415 1 @
12 APU_RST# T3 E4 2 1K_0402_5%
C RESET_L TEST15 C
12 APU_PWRGD T4 K4
CTRL
PWROK TEST16
◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo