Service Manuals, User Guides, Schematic Diagrams or docs for : . Various LCD Panels Panel_ACER_L170E3_EC-7_0_[DS]

<< Back | Home

Most service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.




Image preview - the first page of the document
Panel_ACER_L170E3_EC-7_0_[DS]


>> Download Panel_ACER_L170E3_EC-7_0_[DS] documenatation <<

Text preview - extract from the document
   Global LCD Panel Exchange Center                  www.panelook.com




                                                                                  Product Specifications

                                                               17.0" SXGA Color TFT-LCD Module
                                                                  Model Name: L170E3/M170EN04
                                                                                      EC: 7/ V.7




                                                                ( ) Preliminary Specifications
                                                                   () Final Specifications




                                                          Note: This Specification is subject to change without notice.




       i Contents

       (C) Copyright AU Optronics, Inc.                                                             1/24
       January, 2001 All Rights Reserved.                    L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                   www.panelook.com




       ii Record of Revision
       1.0 Handling Precautions
       2.0 General Description
              2.1 Display Characteristics
              2.2 Functional Block Diagram
              2.3 Optical Characteristics
              2.4 Pixel format image
       3.0 Electrical characteristics
              3.1 Absolute Maximum Ratings
              3.2 Connectors
              3.3 Signal Pin
              3.4 Signal Description
              3.5 Signal Electrical Characteristics
              3.6 Interface Timing
                      3.6.1 Timing Characteristics
                      3.6.2 Timing Definition
              3.7 Power Consumption
              3.8 Power ON/OFF Sequence
       4.0 Backlight Characteristics
              4.1 Signal for Lamp connector
              4.2 Parameter guide line for CCFL Inverter
       5.0 Vibration, shock and drop
              5.1 Vibration and shock
              5.2 Drop test
       6.0 Environment
              6.1 Temperature and humidity
                     6.1.1 Operating conditions
                     6.1.2 Shipping conditions
              6.2 Atmospheric pressure
              6.3 Thermal shock
       7.0 Reliability
              7.1 Failure criteria
              7.2 Failure rate
                      7.2.1 Usage
                      7.2.2 Components de-rating
              7.3 CCFL life
              7.4 ON/OFF cycle
       8.0 Safety
              8.1 Sharp edge requirement
              8.2 Material
                     8.2.1 Toxicity
                     8.2.2 Flammability
              8.3 Capacitors
              8.4 Hazardous voltage
       9.0 Other requirements
              9.1 Smoke free design
              9.2 National test lab requirement
       10.0 Mechanical Characteristics
       ii Record of Revision


       (C) Copyright AU Optronics, Inc.                                                  2/24
       January, 2001 All Rights Reserved.                     L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                    www.panelook.com




       Version and Date Page         Old description                  New Description                  Remark
       0.1. 2002/02/19       All     First Edition for Customer       All
       0.2 2002/03/20        5       Functional block diagram         Functional block diagram         Update




       1.0 Handling Precautions

       1) Since front polarizer is easily damaged, pay attention not to scratch it.

       2) Be sure to turn off power supply when inserting or disconnecting from input connector.

       3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.

       4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.

       5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.

       6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when
          handling.

       7) Do not open nor modify the Module Assembly.

       8) Do not press the reflector sheet at the back of the module to any directions.


       9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface
          Connector of the TFT-LCD module.

       10) After installation of the TFT-LCD module into an enclosure (LCD monitor housing, for example), do not
           twist nor bend the TFT -LCD module even momentary. At designing the enclosure, it should be taken
           into consideration that no bending/twisting forces are applied to the TFT -LCD module from outside.
           Otherwise the TFT -LCD module may be damaged.




       (C) Copyright AU Optronics, Inc.                                                                  3/24
       January, 2001 All Rights Reserved.                          L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                       www.panelook.com




       2.0     General Description
       This specification applies to the 17.0 inch Color TFT-LCD Module L170E3
       The display supports the SXGA (1280(H) x 1024(V)) screen format and 16.7M colors (RGB 8-bits data).
       All input signals are 2 Channel LVDS interface compatible.
       This module does not contain an inverter card for backlight.


       2.1 Display Characteristics
       The following items are characteristics summary on the table under 25         condition:

        ITEMS                                   Unit           SPECIFICATIONS
        Screen Diagonal                         [mm]           432(17.0")
        Active Area                             [mm]           337.920 (H) x 270.336(V)
        Pixels H x V                                           1280(x3) x 1024
        Pixel Pitch                             [mm]           0.264 (per one triad) x 0.264
        Pixel Arrangement                                      R.G.B. Vertical Stripe
        Display Mode                                           Normally White
        White Luminance                         [cd/m2]        250 (Typ)
        Contrast Ratio                                         400 : 1 (Typ)
        Optical Response Time                   [msec]         40 (Typ)
        Nominal Input Voltage VDD               [Volt]         +5.0 V
        Power Consumption                       [Watt]         25W(Max) (w/o Inverter, All black pattern)
         (VDD line + CCFL line)
        Weight                                  [Grams]        2000 (Typ)
        Physical Size                           [mm]           383.5(W) x 306(H) x 20.0(D) (Typ)
        Electrical Interface                                   Even/Odd R/G/B data(8bits),3 sync signal,
                                                               Clock
        Support Color                                          16.7M colors ( RGB 8-bit data )
        Temperature Range
         Operating                              [oC]           0 to +50
         Storage (Shipping)                     [oC]           -20 to +60




       (C) Copyright AU Optronics, Inc.                                                                     4/24
       January, 2001 All Rights Reserved.                          L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                    www.panelook.com




       2.2 Functional Block Diagram
       The following diagram shows the functional block of the 17.0 inches Color TFT-LCD Module:




                        JAE FI-X30S-HF                                      JST      BHR-04VS-1
                        Mating Type JAE FI-X30S-H                           Mating Type SM04(4.0)B-BHS-1-TB




       2.3 Optical Characteristics
       The optical characteristics are measured under stable conditions at 25   (Room Temperature):

                              Item                   Unit      Conditions          Min.      Typ.        Max.


       (C) Copyright AU Optronics, Inc.                                                               5/24
       January, 2001 All Rights Reserved.                        L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                      www.panelook.com




               Viewing Angle                         [degree]   Horizontal (Right)      60/60         70/70           -
                                                     [degree]   CR = 10 (Left)            -                           -
                                                     [degree]   Vertical (Up)            50           60              -
                                                     [degree]   CR = 10 (Down)           55           65              -
               Contrast ratio                                                            250          400             -
                                                                 Normal Direction
               Response Time(Note 1)                 [msec]       Raising Time            -            25        35-
                                                     [msec]        Falling Time           -            15        25-
                                                     [msec]      Raising + Falling        -            40          -
               Color / Chromaticity                                   Red x             0.59          0.62       0.65
               Coordinates (CIE)                                      Red y             0.3           0.33       0.36
                                                                     Green x            0.27          0.30       0.33
                                                                     Green y            0.57          0.60       0.63
                                                                      Blue x            0.12          0.15       0.18
                                                                      Blue y            0.07          0.10       0.13
               Color Coordinates (CIE) White                         White x            0.28          0.31       0.34
                                                                     White y             0.3          0.33       0.36
               Luminance Uniformity (Note 2)           [%]                              80            85              -
               White Luminance at                    [cd/m2]                            200           250             -
               CCFL 6.0mA(center point)
               Crosstalk ( in 75Hz)                    [%]                                                           1.5


            Note 1: Definition of Response time:
            The output signals of photodetector are measured when the input signals are changed from " Black" to
       " White" (falling time), and from "White" to " Black" (rising time), respectively. The response time interval between
       the 10% and 90% of amplitudes. Refer to figure as below.

                                                        TrR                                     TrD

                                 100
                                 90



                                 10
                                  0




       (C) Copyright AU Optronics, Inc.                                                                       6/24
       January, 2001 All Rights Reserved.                             L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                  www.panelook.com




            Note 2 Measure points & Diagram
                      Display Length distance
              x = ----------------------------
                            10

                       Display Width distance
               y = ----------------------------
                             10

                             Minimum Luminance in 5 Points (1-5)
              Uniformity = --------------------------------------
                             Maximum Luminance in 5 Points (1-5)


               This panel is compatible with TCO99 approbation in luminance uniformity <1.7, luminance contrast >0.5




           LCD Display area = 337.9 x 270.4 mm




                     W/10                 1                          2                  W/10




                                                           5




                                          3                              4
                   W/10                                                               W/10



                                 L/10                                         L/10




       (C) Copyright AU Optronics, Inc.                                                              7/24
       January, 2001 All Rights Reserved.                       L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                   www.panelook.com




       2.4 Pixel format image
       Following figure shows the relationship of the input signals and LCD pixel format.

                              1           2                                         1279 1280


          1st Line        R G B R G B                                             R GB R G B




        1024th            R G B R G B                                             R GB R G B




       (C) Copyright AU Optronics, Inc.                                                         8/24
       January, 2001 All Rights Reserved.                         L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                     www.panelook.com




       3.0 Electrical characteristics
       3.1 Absolute Maximum Ratings
       Absolute maximum ratings of the module is as following:


                         Item                        Symbol         Min             Max           Unit       Conditions
        Logic/LCD Drive Voltage                        VIN          -0.3            +5.5          [Volt]
        Select LVDS data order                       SELLVDS        NC              NC            [Volt]
        CCFL Inrush current                           ICFLL          -               38           [mA]     Note 1
        CCFL Current                                  ICFL           -              7.6         [mA] rms
        Operating Temperature                         TOP            0              +50            [oC]    Note 2
        Operating Humidity                            HOP            8               95          [%RH]     Note 2
                                                                                                    o
        Storage Temperature                            TST          -20             +60            [ C]    Note 2
        Storage Humidity                              HST            8               95          [%RH]     Note 2

       Note 1 : Duration=50 msec.
       Note 2 : Maximum Wet-Bulb should be 39                and No condensation.


       3.2 Connectors
       Physical interface is described as for the connector on module.

       These connectors are capable of accommodating the following signals and will be following components.


        Connector Name / Designation                              Interface Connector / Interface card

        Manufacturer                                              JAE or compatible

        Type Part Number                                          FI-X30S-HF

        Mating Housing Part Number                                FI-X30S-H


        Connector Name / Designation                              Lamp Connector / Backlight lamp

        Manufacturer                                              JST

        Type Part Number                                          BHR-04VS-1

        Mating Type Part Number                                   SM04(4.0)B-BHS-1-TB




       (C) Copyright AU Optronics, Inc.                                                                    9/24
       January, 2001 All Rights Reserved.                                L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                  www.panelook.com




       3.3 Signal Pin

                             Pin#     Signal Name              Pin#    Signal Name
                              1       RxO0-                      2     RxO0+
                              3       RxO1-                      4     RxO1+
                              5       RxO2-                      6     RxO2+
                              7       GND                       8      RxOC-
                              9       RxOC+                     10     RxO3-
                              11      RxO3+                     12     RxE0-
                              13      RxE0+                     14     GND
                              15      RxE1-                     16     RxE1+
                              17      GND                       18     RxE2-
                              19      RxE2+                     20     RxEC-
                              21      RxEC+                     22     RxE3-
                              23      RxE3+                     24     GND
                              25      NC                        26     NC
                              27      NC                        28     Power
                              29      Power                     30     Power




       (C) Copyright AU Optronics, Inc.                                                  10/24
       January, 2001 All Rights Reserved.                    L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                       www.panelook.com




       3.4 Signal Description
       The module using a pair of LVDS receiver SN75LVDS82(Texas Instruments) or compatible. LVDS is a
       differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be
       SN75LVDS83(negative edge sampling) or compatible. The first LVDS port(RxOxxx) transmits odd pixels
       while the second LVDS port(RxExxx) transmits even pixels.

             PIN #    SIGNAL NAME                                              DESCRIPTION
         1           RxO0-                  Negative LVDS differential data input (Odd data)
         2           RxO0+                  Positive LVDS differential data input (Odd data)
         3           RxO1-                  Negative LVDS differential data input (Odd data)
         4           RxO1+
                                            Positive LVDS differential data input (Odd data)
         5           RxO2-                  Negative LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
         6           RxO2+                  Positive LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
         7           GND                    Power Ground
         8           RxOC-                  Negative LVDS differential clock input (Odd clock)
         9           RxOC+                  Positive LVDS differential clock input (Odd clock)
         10          RxO3-                  Negative LVDS differential data input (Odd data)
         11          RxO3+                  Positive LVDS differential data input (Odd data)
         12          RxE0-                  Negative LVDS differential data input (Even clock)
         13          RxE0+                  Positive LVDS differential data input (Even data)
         14          GND                    Power Ground
         15          RxE1-                  Positive LVDS differential data input (Even data)
         16          RxE1+                  Negative LVDS differential data input (Even data)
         17          GND                    Power Ground
         18          RxE2-                  Negative LVDS differential data input (Even data)
         19          RxE2+                  Positive LVDS differential data input (Even data)
         20          RxEC-                  Negative LVDS differential clock input (Even clock)
         21          RxEC+                  Positive LVDS differential clock input (Even clock)
         22          RxE3-                  Negative LVDS differential data input (Even data)
         23          RxE3+                  Positive LVDS differential data input (Even data)
         24          GND                    Power Ground
         25          NC                     -
         26          NC                     -
         27          NC                     -
         28          POWER                  Power
         29          POWER                  Power
         30          POWER                  Power


        Note: Input signals of odd and even clock shall be the same timing.

           LVDS DATA Name                                      Description
          DSP             Display Timing :When the signal is high, the pixel data shall be valid to be displayed
          V-S             Vertical Sync :Both Positive and Negative polarity are acceptable
          H-S             Horizontal Sync :Both Positive and Negative polarity are acceptable




       (C) Copyright AU Optronics, Inc.                                                                    11/24
       January, 2001 All Rights Reserved.                               L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                  www.panelook.com




                            TI LVDS X'mitter                   Module LVDS signal
                              SN75LVDS83                    (interface connector pin7)
                               Signal Name                          Low(open)
                                     D0                                 Red0
                                     D1                                 Red1
                                     D2                                 Red2
                                     D3                                 Red3
                                     D4                                 Red4
                                     D5                                 Red7
                                     D6                                 Red5
                                     D7                                Green0
                                     D8                                Green1
                                     D9                                Green2
                                     D10                               Green6
                                     D11                               Green7
                                     D12                               Green3
                                     D13                               Green4
                                     D14                               Green5
                                     D15                                Blue0
                                     D16                                Blue6
                                     D17                                Blue7
                                     D18                                Blue1
                                     D19                                Blue2
                                     D20                                Blue3
                                     D21                                Blue4
                                     D22                                Blue5
                                     D23                                  NA
                                     D24                               H Sync
                                     D25                               V Sync
                                     D26                            Display Timing
                                     D27                                Red6




       (C) Copyright AU Optronics, Inc.                                                  12/24
       January, 2001 All Rights Reserved.                    L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                  www.panelook.com




         Note: R/G/B data 7:MSB, R/G/B data 0:LSB
              O = "First Pixel Data"
               E = "Second Pixel Data"




       (C) Copyright AU Optronics, Inc.                                                  13/24
       January, 2001 All Rights Reserved.                    L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                  www.panelook.com




                                               T


                    Input Clock



                    Input Data



                                              Tsu               Thd




       3.5 Signal Electrical Characteristics
       Input signals shall be low or Hi-Z state when Vin is off
       It is recommended to refer the specifications of SN75LVDS82DGG(Texas Instruments) in detail.

       Each signal characteristics are as follows;


          Parameter             Condition             Min                  Max                        Unit
                          Differential Input                                                          [mV]
              Vth         High                                             100
                          Voltage(Vcm=+1.2V)
                          Differential Input Low                                                      [mV]
              Vtl         Voltage(Vcm=+1.2V)          -100




       3.6 Interface Timings
       (C) Copyright AU Optronics, Inc.                                                               14/24
       January, 2001 All Rights Reserved.                      L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                         www.panelook.com




       Basically, interface timings described here is not actual input timing of LCD module but output timing of
       SN75LVDS82DGG (Texas Instruments) or equivalent.

       3.6.1 Timing Characteristics
        Signal         Item               Symbol           MIN         TYP            MAX           Unit
       DTCLK          Freq.               Fdck             50           67.5          70            MHz
       DTCLK          Cycle               Tck              14.2         14.8          20            ns
       +V-Sync        Frame Rate          1/Tv             56.25        75            77            Hz
       +V-Sync        Cycle               Tv               13           13.33         17.78         ms
       +V-Sync        Cycle               Tv               1035         1066          2047          lines
       +V-Sync        Active level        Tva              3            3                           lines
       +V-Sync        V-back porch        Tvb              7            38            63            lines
       +V-Sync        V-front porch       Tvf              1            1                           lines
       +DSPTMG        V-Line              m                -            1024          -             lines
       +H-Sync        Scan rate           1/Th             -           80.06          -             KHz
       +H-Sync        Cycle               Th               800          844           1023          Tck
       +H-Sync        Active level        Tha(*1)          4            56                          Tck
       +H-Sync        Back porch          Thb(*1)          4            124                         Tck
       +H-Sync        Front porch         Thf              4            24                          Tck
       +DSPTMG        Display Pixels      n                -            640           -             Tck
       Note: Typical value is refer to VESA STANDARD ,             (*1) Tha+Thb should be less than 1024 Tck.

       3.6.2 Timing Definition



                                                                     1688dot

                            H-Sync
                                       48dot              248dot


                                                 112dot
                            DSPTMG
                                                                       1280dot



                            V-Sync


                                            1H            38H

                                                 3H
                            DSPTMG

                                                    42H                    1024H




       (C) Copyright AU Optronics, Inc.                                                                     15/24
       January, 2001 All Rights Reserved.                              L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                    www.panelook.com




       3.7 Power Consumption
       Input power specifications are as follows;

             Symbol             Parameter            Min         Typ       Max     Units               Condition
        VDD               Logic/LCD Drive            4.5          5        5.5    [Volt]
                          Voltage
        IDD               VDD current                            850      1100    [mA]
        IIDD              Inrush VDD current                               6.5    [A]       t < 80us
        PDD               VDD Power                              4.25      5.5    [Watt]    Vin=5V ,All Black Pattern
        VDDrp             Allowable                                        100    [mV]
                          Logic/LCD Drive                                         p-p
                          Ripple Voltage
        VDDns             Allowable                                        100    [mV]
                          Logic/LCD Drive                                         p-p
                          Ripple Noise



       3.8 Power ON/OFF Sequence
       Vin power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals
       from any system shall be Hi-Z state or low level when Vin is off.




                                                                                             10ms
                                                                                             min.



                                    10%              90%                         90%
                      Vin
                                                                                                       10%

                                                     30 max, 1ms min.                       10%


                                   0 min.                                                     0 min.
                      Signal
                                                           10%             10%



                                  170ms
                                                                                           0 min.
                                   min.
                      Lamp
                                                           10%             10%
                      On




       4.0      Backlight Characteristics
       (C) Copyright AU Optronics, Inc.                                                                      16/24
       January, 2001 All Rights Reserved.                               L170E3-7 Ver0.2
       No Reproduction and Redistribution Allowed.




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                       www.panelook.com




       4.1 Signal for Lamp connector


                  Pin #                     Signal Name

                    1                  Lamp High Voltage
                    2
                                       Lamp High Voltage
                    3
                                            No Connection
                    4
                                               Ground


       4.2 Parameter guide line for CFL Inverter

         Symbol               Parameter                 Min    Typ         Max          Units      Condition

        (L255)       White Luminance                    200    250           -      [cd/m2 ]     (Ta=25oC)

        ISCFL        CCFL standard current              5.5     6.0         6.5         [mA]     (Ta=25oC)
                                                                                         rms
        IRCFL        CCFL operation range               3.0     6.0         7.0         [mA]     (Ta=25oC)
                                                                                         rms
        ICFL         CCFL Inrush current                 -      26          34          [mA]     Note 1

        fCFL         CCFL Frequency                      40     50          80          [KHz]    (Ta=25oC)
                                                                                                 Note 2

        ViCFL        CCFL Ignition Voltage              1700                            [Volt]   (Ta=0oC)
        (0oC)                                                                            rms     Note 4
        ViCFL        CCFL Ignition Voltage              1200                            [Volt]   (Ta=25oC)
        (25oC)                                                                           rms     Note 4
        VCFL         CCFL Discharge Voltage                    720          863         [Volt]   (Ta=25oC)
                     (Reference)                                                         rms     Note 3

        PCFL         CCFL Power consumption                    17.3        19.0     [Watt]       (Ta=25oC)
                                                                                                 Note 3



       Note 1: Duration=50 [msec]
       Note 2: CCFL Frequency should be carefully determined to avoid interference between inverter and TFT LCD
       Note 3: Calculator value for reference (ICFL



◦ Jabse Service Manual Search 2024 ◦ Jabse PravopisonTap.bg ◦ Other service manual resources online : FixyaeServiceinfo