Service Manuals, User Guides, Schematic Diagrams or docs for : . Various LCD Panels Panel_AUO_T370HW03_VP_0_[DS]

<< Back | Home

Most service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.




Image preview - the first page of the document
Panel_AUO_T370HW03_VP_0_[DS]


>> Download Panel_AUO_T370HW03_VP_0_[DS] documenatation <<

Text preview - extract from the document
   Global LCD Panel Exchange Center           www.panelook.com




                      Model Name: T370HW03 VP
                                    Issue Date : 2010/11/11

                              ( )Preliminary Specifications
                               ( )Final Specifications




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center           www.panelook.com




                                               Contents
            No
                                 CONTENTS

                                 RECORD OF REVISIONS

            1                    GENERAL DESCRIPTION

            2                    ABSOLUTE MAXIMUM RATINGS

            3                    ELECTRICAL SPECIFICATION

                         3-1     ELECTRIACL CHARACTERISTICS

                         3-2     INTERFACE CONNECTIONS

                         3-3     SIGNAL TIMING SPECIFICATION

                         3-4     SIGNAL TIMING WAVEFORM

                         3-5     COLOR INPUT DATA REFERENCE

                         3-6     POWER SEQUENCE

                         3-7     BACKLIGHT SPECIFICATION

            4                    OPTICAL SPECIFICATION

            5                    MECHANICAL CHARACTERISTICS

            6                    RELIABILITY TEST ITEMS

            7                    INTERNATIONAL STANDARD

                         7-1     SAFETY

                         7-2     EMC

            8                    PACKING

                         8-1     DEFINITION OF LABEL

                         8-2     PACKING METHODS

                         8-3     PALLET AND SHIPMENT INFORMATION

            9                    PRECAUTION

                         9-1     MOUNTING PRECAUTIONS

                         9-2     OPERATING PRECAUTIONS

                         9-3     ELECTROSTATIC DISCHARGE CONTROL

                         9-4     PRECAUTIONS FOR STRONG LIGHT EXPOSURE

                         9-5     STORAGE

                         9-6     HANDLING PRECAUTIONS FOR PROTECT FILM




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center              www.panelook.com




        Record of Revision
         Version     Date       Page                            Description
           0.0     2010/11/09          First release




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                   www.panelook.com




        1. General Description
           This specification applies to the 37.0 inch Color TFT-LCD Module T370HW03 VP. This LCD module has a
        TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 37.0 inch. This module
        supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are
        arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray
        scale signal for each dot.
           The T370HW03 VP has been designed to apply the 10-bit 2 channel LVDS interface method. It is intended
        to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are
        very important.




        * General Information


                      Items                         Specification                 Unit                  Note
       Active Screen Size                               37.00                     inch
       Display Area                             819.36(H) x 460.89(V)             mm
       Outline Dimension                    877(H) x 514.6 (V) x 54.3(D)          mm      D: front bezel to T-con cover
       Driver Element                           a-Si TFT active matrix
       Bezel Opening                             872.8 (H) x 470 (V)              mm
       Display Colors                         10(8 bit+FRC) bit, 10.7 B          Colors
       Number of Pixels                              1,920x1,080                  Pixel
       Pixel Pitch                            0.46125 (H) x 0.46125(W)            mm
       Pixel Arrangement                         RGB vertical stripe
       Display Operation Mode                      Normally Black
       Surface Treatment                            Anti-Glare, 3H                        Haze=2%




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                    www.panelook.com




        2. Absolute Maximum Ratings
             The followings are maximum values which, if exceeded, may cause faulty operation or damage to the
             unit


                          Item                 Symbol           Min            Max       Unit          Conditions
         Logic/LCD Drive Voltage                 Vcc            -0.3            14       [Volt]          Note 1
         Input Voltage of Signal                 Vin            -0.3            4        [Volt]          Note 1
                                                                                          o
         Operating Temperature                   TOP             0             +50        [ C]           Note 2
         Operating Humidity                     HOP              10            90        [%RH]           Note 2
                                                                                          o
         Storage Temperature                     TST            -20            +60        [ C]           Note 2
         Storage Humidity                        HST             10            90        [%RH]           Note 2
                                                                                          o
         Panel Surface Temperature               PST                           65         [ C]           Note 3

        Note 1: Duration:50 msec.
        Note 2 : Maximum Wet-Bulb should be 39         and No condensation.
        The relative humidity must not exceed 90% non-condensing at temperatures of 40     or less. At temperatures
        greater than 40    , the wet bulb temperature must not exceed 39   .
        Note 3: Surface temperature is measured at 50      Dry condition




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                   www.panelook.com




        3. Electrical Specification
        The T370HW03 VP requires two power inputs. One is employed to power the LCD electronics and to drive the
        TFT array and liquid crystal. The second input for BLU is to power inverter.


        3.1 Electrical Characteristics


              3.1.1: DC Characteristics

                                                                                       Value
                             Parameter                         Symbol                                 Unit   Note
                                                                            Min.       Typ.    Max
       LCD
       Power Supply Input Voltage                                VDD        10.8       12      13.2   VDC
       Power Supply Input Current                                 IDD        --        0.9     1.3     A      1
       Power Consumption                                          PC         --        10.8    15.6   Watt    1
       Inrush Current                                            IRUSH       --         --      4      A      2

                   Input Differential Voltage                    VID        200        400     600    mVDC    3

       LVDS        Differential Input High Threshold Voltage     VTH        +100        --     +300   mVDC    3
       Interface
                   Differential Input Low Threshold Voltage      VTL        -300        --     -100   mVDC    3

                   Input Common Mode Voltage                     VICM       1.1        1.25    1.4    VDC     3
                                                                  VIH
       CMOS        Input High Threshold Voltage                             2.7         --     3.3    VDC     5
                                                                (High)
       Interface                                                  VIL
                   Input Low Threshold Voltage                               0          --     0.6    VDC     5
                                                                (Low)
       Backlight Power Consumption                               PBL        104        110     115    Watt




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                      www.panelook.com




        3.1.2: AC Characteristics

                                                                                                Value
                              Parameter                              Symbol                                       Unit   Note
                                                                                   Min.         Typ.    Max
                    Receiver Clock : Spread Spectrum                               Fclk                 Fclk
                                                                     Fclk_ss                     --               MHz     7
                    Modulation range                                               -3%                  +3%
                    Receiver Clock : Spread Spectrum
       LVDS                                                              Fss        30           --     200       KHz     7
                    Modulation frequency
       Interface
                    Receiver Data Input Margin
                            Fclk = 85 MHz                             tRMG         -0.4          --     0.4        ns     8
                            Fclk = 65 MHz                                          -0.5          --     0.5


        Note :
            1.     VDD = 12.0V, Fv = 60Hz, Fclk= 82MHz , 25          , Test Pattern : White Pattern
                   >> refer to "Section:3.3 Signal Timing Specification, Typical timing"
            2.     Measurement condition : Rising time = 400us

                                                                                          9''




                                          *1'

                                                                     s

            3. VICM = 1.25V

                       LVDS -
                           V IC M                                                                         V TH
                                                                                                               |V ID |
                                                                                                          V TL
                       LVDS +



                            GND




                                                           |V ID |

                             0V

                                                                                |V ID |




             4. The measure points of VIH and VIL are in LCM side after connecting the System Board and LCM.
             5. Input Channel Pair Skew Margin



One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center               www.panelook.com




                    Note: x = 0, 1, 2, 3, 4


             6. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures


                                                                )66
                          )FONB
                          )FONBVV PD[


                                 )FON


                           )FONB
                           )FONBVV PLQ




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                     www.panelook.com



             7.   Receiver Data Input Margin
                                                                               Rating
                  Parameter                 Symbol                                                          Unit        Note
                                                                 Min           Type           Max
         Input Clock Frequency               Fclk            Fclk (min)         --       Fclk (max)         MHz       T=1/Fclk
         Input Data Position0                tRIP1            -|tRMG|              0         |tRMG|         ns
         Input Data Position1                tRIP0          T/7-|tRMG|         T/7       T/7+|tRMG|         ns
         Input Data Position2                tRIP6          2T/7-|tRMG|        2T/7      2T/7+|tRMG|        ns
         Input Data Position3                tRIP5          3T/7-|tRMG|        3T/7      3T/7+|tRMG|        ns
         Input Data Position4                tRIP4          4T/7-|tRMG|        4T/7      4T/7+|tRMG|        ns
         Input Data Position5                tRIP3          5T/7-|tRMG|        5T/7      5T/7+|tRMG|        ns
         Input Data Position6                tRIP2          6T/7-|tRMG|        6T/7      6T/7+|tRMG|        ns




                                     W5,3
                                     W5,3
                                     W5,3
                                     W5,3
                                     W5,3
                                     W5,3
                                 W5,3
         /9'6 5[
                                5[      5[       5[         5[     5[     5[       5[   5[     5[      5[        5[     5[
         ,QSXW 'DWD
         /9'6 5[
         ,QSXW &ORFN                            9GLII   9


                                                                          )FON 7




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center           www.panelook.com



        3.2 Interface Connections
            z LCD connector: FI-RE51S-HF (JAE, LVDS connector)
            z Mating connector:
                    1               VDD               Power Supply, +12V DC Regulated
                    2               VDD               Power Supply, +12V DC Regulated
                    3               VDD               Power Supply, +12V DC Regulated
                    4               VDD               Power Supply, +12V DC Regulated
                    5               VDD               Power Supply, +12V DC Regulated
                    6                NC                          No connection
                    7               GND                             Ground
                    8               GND                             Ground
                    9               GND                             Ground
                    10            CH1_0-                  LVDS Channel 1, Signal 0-
                    11            CH1_0+                  LVDS Channel 1, Signal 0+
                    12            CH1_1-                  LVDS Channel 1, Signal 1-
                    13            CH1_1+                  LVDS Channel 1, Signal 1+
                    14            CH1_2-                  LVDS Channel 1, Signal 2-
                    15            CH1_2+                  LVDS Channel 1, Signal 2+
                    16              GND                             Ground
                    17           CH1_CLK-                  LVDS Channel 1, Clock -
                    18          CH1_CLK+                   LVDS Channel 1, Clock +
                    19              GND                             Ground
                    20            CH1_3-                  LVDS Channel 1, Signal 3-
                    21            CH1_3+                  LVDS Channel 1, Signal 3+

                    22            CH1_4-                  LVDS Channel 1, Signal 4-

                    23            CH1_4+                  LVDS Channel 1, Signal 4+
                    24              GND                             Ground
                    25            CH2_0-                  LVDS Channel 2, Signal 0-
                    26            CH2_0+                  LVDS Channel 2, Signal 0+
                    27            CH2_1-                  LVDS Channel 2, Signal 1-
                    28            CH2_1+                  LVDS Channel 2, Signal 1+
                    29            CH2_2-                  LVDS Channel 2, Signal 2-
                    30            CH2_2+                  LVDS Channel 2, Signal 2+
                    31              GND                             Ground
                    32           CH2_CLK-                  LVDS Channel 2, Clock -
                    33          CH2_CLK+                   LVDS Channel 2, Clock +
                    34              GND                             Ground
                    35            CH2_3-                  LVDS Channel 2, Signal 3-



One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center           www.panelook.com



                    36            CH2_3+                  LVDS Channel 2, Signal 3+

                    37            CH2_4-                  LVDS Channel 2, Signal 4-

                    38            CH2_4+                  LVDS Channel 2, Signal 4+

                    39              GND                             Ground
                    40              SCL                     EEPROM Serial Clock

                    41            BITSEL                    Open/High(3.3V) : 10bit

                    42              N.C.                    AUO Internal Use Only
                                                          EEPROM Write Protection
                    43              WP                     High(3.3V) for Writable,
                                                           Low(GND) for Protection
                    44              SDA                      EEPROM Serial Data

                    45          LVDS_SEL        High(3.3V) for NS, Open/Low(GND) for JEIDA

                                                           Aging pattern control
                    46             Aging                 High(3.3V) : Aging enable
                                                       Open/Low(GND) : Aging disable

                    47
                                     NC                         No connection

                    48
                                     NC                         No connection

                    49
                                     NC                         No connection

                    50
                                     NC                         No connection

                    51
                                     NC                         No connection




One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
   Global LCD Panel Exchange Center                      www.panelook.com




                               



◦ Jabse Service Manual Search 2024 ◦ Jabse PravopisonTap.bg ◦ Other service manual resources online : FixyaeServiceinfo