Service Manuals, User Guides, Schematic Diagrams or docs for : Microstar MS-6791
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download MS-6791 documenatation <<
Text preview - extract from the document
8 7 6 5 4 3 2 1
Cover Sheet 1
D
MS-6791 Version 100
06/16/2003 Update
Block Diagram
MAIN CLOCK GEN & DDR CLOCK BUFFER
2
3 D
mPGA478-B INTEL CPU Sockets 4-5
Willamette/Northwood 478pin mPGA-B SIS 648FX / 661 6-9
Processor Schematics DDR SLOT 10
DDR TERMINATOR 11
SIS 963 / 963L 12 - 14
* Northwood / Prescott mPGA-478B Processor AGP SLOT 15
*SIS 648FX / 661+963 / 963L PCI SLOTS 16
C
*REALTEK 8100C LAN LAN CONTROLLER 17
C
*REALTEK 8801B 1394 PHY RJ45 CONNECTOR 18
*Winbond 83697HF I/O IDE CONNECTOR 19
*USB 2.0 support x6 (integrated into 963 / 963L) USB CONNECTOR 20
*ALC 202A / 655 AC97 CODEC AC'97 CODEC 21
AUDIO CONNECTOR & VGA 22
FAN 23
B
ERP BOM Function Description LPC I/O(W83697HF) 24 B
501/601-6791 Opt : STD 648FX+963L,W/LAN,W/655,WO/1394 PARALLEL & SERIAL PORT 25
01S Intel pin define, 4 front / 2 rear USB VRM 10 26
501/601-6791 Opt : A 648FX+963L,W/LAN,W/202A,WO/1394 ACPI CONTROLLER 27
02S L2 pin define, 4 front / 2 rear USB ATX POWER CON 28
501/601-6791 Opt : B 648FX+963,W/LAN,W/1394,W/655, FRONT PANEL 29
03S W/L2 fan control, L2 pin define, 2 front / 4 rear USB IEEE 1394 30
501/601-6791 Opt : Decoupling Capacitor 31
A A
Title Rev
Micro-Star MS-6791 100
Document Number
Cover Sheet
Last Revision Date:
Monday, June 16, 2003 Sheet 1 of 30
8 7 6 5 4 3 2 1
5 4 3 2 1
System Block Diagram GPIO Table on SIS963
GPIO_0 I/O MAIN Pull-Down
D GPIO_1 I/O MAIN Pull-Down D
GPIO_2 I/O MAIN THERM#
GPIO_3 I/O MAIN EXTSMI#
SOCKET 478
GPIO_4 I/O MAIN Pull-Down
GPIO_5 I/O MAIN PREQ#5(Pull-Up)
GPIO_6 I/O MAIN PGNT#5(Pull-Up)
GPI_7 I/O RESUME LAN_WAKE#
Host Bus
GPI_8 I RESUME RING
GPI_9 I RESUME RESERVED
GPI_10 I RESUME RESERVED
Support Dual Monitor GPIO_11 I/O RESUME RESERVED
AGP SLOT GPIO_12 I/O RESUME Pull-Down
VGA DDR SDRAM
GPIO_13 I/O RESUME Flash Rom protection H: Disable, L: Enable
1.5 V ONLY SIS 648FX
GPIO_14 I/O RESUME Pull-Down
SIS 661 FX DDR1 DDR2 RTT GPIO_15 I/O RESUME KBDAT
GPIO_16 I/O RESUME KBCLK
C C
GPIO_17 I/O RESUME MSDAT
GPIO_18 I/O RESUME MSCLK
HYPERZIP GPIO_19 I/O RESUME SMBCLK
GPIO_20 I/O RESUME SMBDAT
ANALOG IN
Support Max to six-PCI Devices
AC'97 ANALOG OUT
Lan PCI SLOT 3 PCI SLOT 2 PCI SLOT 1 AUDIO CODEC
SIS 963 6 CHANNEL
IDE 1 IDE 2
KEYBOARD PS/2
/MOUSE
USB 0 USB 2 USB 3
B B
USB 1 USB 5 USB 4
RTL8801B LPC BUS
IEEE 1394A
1394_1
1394_2
FAN CONTROL
FAN1 FAN2 FAN3
H/W MONITOR
LPC SUPER I/O
LEGACY
ROM
GPIOS IR/CIR GAME/MIDI COM PRINTER FLOPPY
A A
Title Rev
Micro-Star MS-6791 100
Document Number
System Block Diagram
Last Revision Date:
Friday, June 06, 2003 Sheet 2 of 30
5 4 3 2 1
5 4 3 2 1
VCC3
VCC3
Main Clock Generator
C244
CB109
4.7U/0805 CPUCLK0 R262 49.9
0.1u CPUCLK-0 R263 49.9
VCC3 CPUCLK1 R264 49.9
CPUCLK-1 R265 49.9
U16
D ICS952013 D
SDCLK C218 10p_0603
1 VDDREF CB69 CB129
11 VDDZ
13 AGPCLK0 C212 X_10p_0603
VDDPCI 0.1u X_0.1u
19 VDDPCI
CB117 CB125 CB116 CB126 CB114 CB112 CB127 28 AGPCLK1 C211 X_10p_0603
VDD48
29 VDDAGP
42 VDDCPU
0.1u 0.1u 0.1u 0.1u 0.1u X_0.1u 0.1u 48 40 R275 33 CPUCLK1 ZCLK0 C249 X_10p_0603
VDDSD CPUCLK0 CPUCLK1 6
39 R278 33 CPUCLK-1 EMI
CPUCLK#0 CPUCLK-1 6
12 ZCLK1 C250 X_10p_0603
PCI_STOP# R276 CPUCLK0
45 44 33 CPUCLK0 4
CPU_STOP# CPUCLK1 R277 CPUCLK-0
43 33 CPUCLK-0 4
CPUCLK#1 X_8P4C_10p
5 47 SDCLK CN12
VSSREF SDCLK PCICLK2
8 VSSZ 1 2
18 31 R270 33 AGPCLK0 PCICLK1 3 4
VSSPCI AGPCLK0 AGPCLK0 6
24 VSSPCI AGPCLK1 30 R271 33 AGPCLK1
AGPCLK1 14 MULTISEL internal Pull-Up 120K SIOPCLK 5 6
25 96XPCLK 7 8
VSS48 R296 ZCLK0
32 9 22 ZCLK0 8
VSSAGP ZCLK0 R297 ZCLK1
41 10 22 ZCLK1 11
VSSCPU ZCLK1
46 VSSSD
14 FS3 RN51 7 8 8P4R-33 96XPCLK MULTISEL R285 4.7K
PCICLK_F0/FS3 96XPCLK 11
VCC3 VCC3 15 FS4 5 6 SIOPCLK PCICLK4 C248 X_10p_0603
PCICLK_F1/FS4 SIOPCLK 23
16 3 4 PCICLK1 PCICLK3 C247 X_10p_0603
PCICLK0 PCICLK1 15
17 1 2 PCICLK2
PCICLK1 PCICLK2 15
PCICLK2 20
R269 R268 21 R298 33 PCICLK3 VCC3
10K 10K PCICLK3 PCICLK3 15
22 R299 33 PCICLK4
PCICLK4 PCICLK4 16
23 REFCLK2 CN13 1 2 X_8P4C_10p
C NPN-MBT3904LT1-S-SOT23 PCICLK5 SEL12_48 R274 4.7K DCLK C
3 4
33 2 FS0 RN52 7 8 8P4R-33 REFCLK1 REFCLK1 5 6
PD#/VTT_PWRGD REF0/FS0 REFCLK1 12
VCCP 3 FS1 5 6 DCLK 7 8
REF1/FS1 DCLK 8
R259 4 FS2 3 4 REFCLK2
REF2/FS2 REFCLK2 20
Q40 Q39 R260 475 38 1 2
IREF
48M 27
10K 26 SEL12_48 R261 22 OSC12
24_48M/MULTISEL OSC12 13
R272 22 SIO48M UCLK48M C214 X_10p
SIO48M 23
C210 NPN-MBT3904LT1-S-SOT23 MULTISEL R287 22 UCLK48M
UCLK48M 13
SIO48M C220 X_10p
10p SMBCLK
SCLK 35 SMBCLK 9,12,16,26
VCC3 34 SMBDAT
SDATA SMBDAT 9,12,16,26
OSC12 C215 10p
36 VDDA
CB108 CB113 VCC3
F0~F4 internal Pull-Down 120K
0.1u 102P
BSEL1 4
37 VSSA XOUT BSEL0 4
R305 2.7K R301 10K FS2 DDRCLK0 C71 X_10p
XIN
R304 2.7K R300 10K FS3 DDRCLK1 C49 X_10p
DDRCLK2 C56 X_10p
6
7
VCCM
C233 Y1 C226 DDRCLK3 C72 X_10p
B B
FS4 FS3 FS2 FS1 FS0 CPU SDRAM ZCLK AGP PCI
27P 27P 0 0 0 0 0 100 100 80 66 33
CB62 C54 CB73 CB72 14.318MHZ/32PF
0.1u 0.1u 0.1u 0 0 1 0 0 133 100 80 66 33
4.7U/0805 DDRCLK8 C47 X_10p
0 1 0 0 0 200 100 80 66 33
DDRCLK7 C45 X_10p
U6 Clock Buffer (DDR) DDRCLK-0 C70 X_10p
ICS93732
DDRCLK-1 C50 X_10p
CBVDD 3 VDD DDRCLK0 DDRCLK-2 C57 X_10p
12 VDD CLK0 2 DDRCLK0 9
23 4 DDRCLK3
VDD CLK1 DDRCLK3 9
13 DDRCLK2 DDRCLK-3 C73 X_10p
CLK2 DDRCLK2 9
17 DDRCLK1
CLK3 DDRCLK1 9
10 24 DDRCLK8
VCCM AVDD CLK4 DDRCLK8 9
26 DDRCLK7
CLK5 DDRCLK7 9
CB66 CB71
7 1 DDRCLK-0
0.1u 0.1u SCLK CLK#0 DDRCLK-0 9
22 5 DDRCLK-3 DDRCLK-8 C46 X_10p
SDATA CLK#1 DDRCLK-3 9 VCC3
14 DDRCLK-2
CLK#2 DDRCLK-2 9
8 16 DDRCLK-1 FOR EMI DDRCLK-7 C44 X_10p
CLK_IN CLK#3 DDRCLK-1 9
SMBCLK 25 DDRCLK-8
CLK#4 DDRCLK-8 9
SMBDAT 27 DDRCLK-7
CLK#5 DDRCLK-7 9
A 20 FB_IN A
FWDSDCLKO
7 FWDSDCLKO
9 19 R106 10 FB_OUT CB61 CB74 CB55 CB77
NC FB_OUT
18 NC
21 C48 0.1u 0.1u 0.1u 0.1u
NC Title Rev
GND
GND
GND
GND
10p
Micro-Star MS-6791 100
11
15
28
Document Number
6
MAIN CLOCK GEN & BUFFER
Last Revision Date:
Monday, June 16, 2003 Sheet 3 of 30
5 4 3 2 1
8 7 6 5 4 3 2 1
CPU GTL REFERNCE VOLTAGE BLOCK
VCC_SENSE 25
VSS_SENSE 25
VCCP
VID5 25
VID4 25
VID3 25 Length < 1.5inch.
HA#[3..31] R91
VCC_SENSE
VSS_SENSE
6 HA#[3..31] VID2 25 2/3*Vccp 49.9RST
VID1 25 GTLREF1
◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo