Service Manuals, User Guides, Schematic Diagrams or docs for : ADVENT Advent 7090_Quanta_RW3_Rev3B
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download Advent 7090_Quanta_RW3_Rev3B documenatation <<
Text preview - extract from the document
1 2 3 4 5 6 7 8
Voltage Rails
PWR_SRC Primary DC system power supply
RW3 SYSTEM BLOCK DIAGRAM
+3VSUS 3.3V switched power rail ( off in S4-S5 )
+3V 3.3V switched power rail ( off in S3-S5 )
3VPCU 3V always on power rail
X'TAL
+3V_S5 3.3V switched power rail ( off in S5-S5 ) 14.318M
+1.8VSUS +1.8V switched power rail ( off in S4-S5 )
A A
+5V 5V switched power rail ( off in S3-S5 )
CLOCKS
5VPCU 5V always on power rail
DOTHAN (ICS9554206BG-T)
+5VSUS 5V switched power rail ( off in S5-S5 )
VDDR2 +1.8V switched power rail ( off in S3-S5 )
( Micro-FCPGA 478 ) CPU VR +3V
MAX1907 +VCCP Page :09
VCC_CORE 1.34V/0.94V switched power rail for CPU core voltage ( off in S3-S5 ) +3V
+1.5V VHCORE Page :28
+VCCP 1.2V power rail regulator from 2.5VSUS for CPU VID ( off in S3-S5 ) +1.8V
+VCCP Page : 02, 03
+1.35V +1.35V power rail for NB_CORE ( off in S3-S5 ) VCC_CORE
+2.5VSUS 2.5V switched power rail for DDR Memory ( off in S4-S5 ) TFT LCD 14" (RESOLUTION 1280x768 )
+1.25V 1.25V switched power rail for DDR Termination ( off in S3-S5 ) 100/133Mhz
FSB 400(3.2GB/s)/533(4.3GB/s) MHz
Panel Connector
+1.5V 1.5V power rail regulator from 2.5VSUS for AGP I/F ( off in S3-S5 ) LVDS +3VSUS
VIN
+1.5V_S5 1.5V power rail regulator from 2.5VSUS for AGP I/F ( off in S5-S5 ) +3V
+5V Page :16
+2.5V 2.5V switched power rail for VGA Frame Buffer ( off in S3-S5 ) NORTH BRIDGE
SMDDR_VREF 0.9V switched power rail for DDR2 reference ( off in S4-S5 )
B
LANVCC 3V switched power rail ( off in S5-S5 )
Intel 915GME UMA RGB +3V CRT
B
DDR-SODIMM1 DDR2 333/400MHz +1.5V +5V Page :16
+1.8VSUS SMDDR_VREF +2.5V ( BGA 1257P )
+3V VDDR2 Page :8 +3V
+2.5VSUS
+VCCP Page : 04, 05, 06, 07
BATT CHARGER VCC3G_PCIE LAN 10/100
PAGE :27
DDR-SODIMM2 RJ45
+1.8VSUS SMDDR_VREF RTL8100CL
+3V VDDR2 Page :8 DMI I/F PAGE :13
( X2 or X4 ) REQ0
LANVCC GNT0
DC/DC 266/533 Mhz PIRQD#
Page :13 AD29
PAGE :23,24,25,26
Hard Disk Drive ATA 66/100
+5V Page : 10 SOUTH BRIDGE MINI PCI IIIB
PCI BUS Wireless LAN
ICH6-M
ATA 66/100 33Mhz ( 133 MB )
DVD ROM Drive +3V REQ1
+1.5V (BGA 609) +5V GNT1
+2.5V 3VPCU PIRQA,C#
C
+5V Page : 10 +3V +VCCP Page :17 AD20 C
+5V 3VPCU
+1.5V_S5 +5VSUS Page : 10, 11, 12 USB 2.0
EC board AC'97 +3V_S5 VCCRTC 1394 CONN
TI4510 Page :14
EC connector 1394+CardBus
LPC BUS
VA REQ2
MDC AC'97 CODEC +3V GNT2
ALC203 PIRQB,C# CardBus CONN
+3VSUS +3V Page :14,15 AD22
+5V
PAGE :19 VDDA Page :18 Page :15
EC board
Page : 20
KBC RJ11
Audio AMP
NS PC97551 MAX9750CETI
PAGE :19
+3V +3V_S5
+5V +3VSUS VDDA USB 2.0 Conn. USB 2.0 Conn. USB 2.0 Conn.
3VPCU VCCRTC
Page :19 BLUETOOTH USB 0, 1, 2 3 IN 1
USB 5 USB 3, 4
+5V +5V +3V
D Page : 17 Page : 17 +5V Page :21 D
Stereo
Flash BIOS Touch Pad Int. Keyboard Speaker
3VPCU +5V
Page :19 PROJECT : RW3
Quanta Computer Inc.
http://www.quantatw.com
Size Document Number Rev
Custom BLOCK DIAGRAM 1A
NB5/RD2/HW1
Date: Friday, February 17, 2006 Sheet 1 of 28
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
HD#[0..63] 3,4,5,7,9,10,12,23,24 +VCCP +VCCP
U9A HD#[0..63] 4
HA#[3..31] 7,8,9,10,11,12,14,15,16,17,18,19,20,21,23,24,25,28 +3V +3V
4 HA#[3..31]
HA#3 P4 A19 HD#0
HA#4 A3# D0# HD#1
U4 A25
HA#5
HA#6
V3
A4#
A5#
Dothan D1#
D2# A22 HD#2
HD#3
R3 A6# D3# B21
HA#7 V2 A24 HD#4 KBSMDAT
A7# D4# +3V
HA#8 HD#5 R247 10K_4
A
HA#9
W1
T4
A8# 1 OF 3 D5#
B26
A21 HD#6 KBSMCLK
A
A9# D6# +3V
HA#10 W2 B20 HD#7 R251 10K_4
HA#11 A10# D7# HD#8
Y4 A11# D8# C20
HA#12 Y1 B24 HD#9
HA#13 A12# D9# HD#10
U1 A13# D10# D24
HA#14 AA3 E24 HD#11 KBSMDAT 1 3 SMBDT
A14# D11# SMBDT 20,27
HA#15 HD#12 Q14
HA#16
Y3
AA2
A15#
A16#
D12#
D13#
C26
B23 HD#13 15 MIL 2N7002
HA#17 AF4 E23 HD#14 3V_THM
+3V
2
HA#18 A17# D14# HD#15 R160 47
AC4 A18# D15# C25 +3V
HA#19 AC7 H23 HD#16
A19# D16#
2
HA#20 HD#17 C148 .1U-4 U11
AC3 A20# D17# G25
HA#21 AD3 L23 HD#18 1 7
A21# D18# THERMDC VCC SMDATA KBSMCLK
HA#22 AE4 A22# D19# M26 HD#19 3 DXN SMCLK 8 1 3 SMBCK SMBCK 20,27
HA#23 AD2 H24 HD#20 10 mil trace / 2 6 Q15
HA#24 A23# D20# HD#21 THERMDA DXP -ALT 2N7002
AB4 A24# D21# F25 4 -OVT GND 5
HA#25 AC6 REQUEST DATA G24 HD#22 10 mil space C141 2200P
HA#26 A25# PHASE PHASE D22# HD#23 MAX6657
AD5 A26# D23# J23 +3V MAX6648_AL# 11
HA#27 AE2 SIGNALS SIGNALS M23 HD#24 R246 10K_4
HA#28 A27# D24# HD#25
AD6 A28# D25# J25 +3V
HA#29 AF3 L26 HD#26 R245 10K_4
HA#30 A29# D26# HD#27
AE1 N24
HA#31 A30# D27# HD#28
AF1 A31# D28# M25
H26 HD#29 Signal Resistor Value Connect To Resistor Placement
D29# HD#30
D30# N25
K25 HD#31 TDI 150 ohm +/- 5% VTT Within 2.0" of the CPU
D31# HD#32
4 HADSTB0# U3 ADSTB0# D32# Y26
AE5 AA24 HD#33 TMS 39 ohm +/- 5% VTT Within 2.0" of the CPU
4 HADSTB1# ADSTB1# D33#
B T25 HD#34 B
D34# HD#35 TRST# 680 ohm +/- 5% GND Within 2.0" of the CPU
U23
D35# HD#36
4 HREQ#0 R2 REQ0# D36# V23
P3 R24 HD#37 TCK 27 ohm +/- 5% GND Within 2.0" of the CPU
4 HREQ#1 REQ1# D37#
T2 R26 HD#38
4 HREQ#2 REQ2# D38#
P1 R23 HD#39 TDO Open VTT Within 2.0" of the CPU
4 HREQ#3 REQ3# D39#
T1 AA23 HD#40
4 HREQ#4 REQ4# D40#
U26 HD#41
D41# HD#42
V24
ERROR D42# HD#43
4 ADS# N2 U25 1632RESET# 25
ADS# SIGNALS D43# HD#44
V26
D44#
3
Y23 HD#45 Q8
D45# HD#46
AA26 +VCCP 2
IERR# D46# HD#47 R163 330_4 MMBT3904
A4 Y25
IERR# D47# HD#48
AB25
1
D48# HD#49 THERMTRIP#_CPU
4 HBREQ0# N4 AC23 +VCCP
BREQ0# ARBITRATION D49# HD#50 C149 *.1U_4 R241 330_4 R242 56_4
4 BPRI# J3 AB24
BPRI# PHASE D50# HD#51
4 BNR# L1 AC20
BNR# D51# HD#52
4 HLOCK# J2 SIGNALS AC22
LOCK# D52# HD#53 SW1 *TJG-533-S-T/R
AC25
D53# HD#54
4 HIT# K3 AD23 1 4
HIT# SNOOP PHASE D54# HD#55 1632RESET#
4 HITM# K4 AE22 2 3
HITM# SIGNALS D55# HD#56
4 DEFER# L4 AF23
DEFER# D56# HD#57
AD24
D57#
BPM0# C8
BPM0# D58#
AF20 HD#58 BOM DEL_3A
BPM1# B8 RESPONSE AE21 HD#59
BPM2# BPM1# PHASE D59# HD#60
A9
BPM2# D60#
AD21 DEPOP R11, R12, R14, C4 WHEN NO JITP
BPM3# C9 SIGNALS AF25 HD#61
BPM3# D61# HD#62 +VCCP +VCCP
4 HTRDY# M3 AF22
TRDY# D62# HD#63
C 4 RS#0 H1 AF26 C
RS0# D63#
4 RS#1 K1
RS1#
4 RS#2 L2
RS2#
A20M# C2 C23 JITP CONN R155 R153 R154
10 A20M# A20M# DSTBN0# HDSTBN0# 4
FERR# D3 PC C22
10 FERR# FERR# DSTBP0# HDSTBP0# 4
IGNNE# A3 COMPATIBILITY K24 54.9/F_4 *54.9/F_4 39.2/F_4
10 IGNNE# IGNNE# DSTBN1# HDSTBN1# 4
CPUPWRGD E4 SIGNALS L24
10 CPUPWRGD PWRGOOD DSTBP1# HDSTBP1# 4
SMI# B4 W25
10 SMI# SMI# DSTBN2# HDSTBN2# 4
W24 HDSTBP2# 4
TCK DSTBP2# TDI
A13 AE24 HDSTBN3# 4 T117
TDO TCK DIAGNOSTIC DSTBN3# TMS
A12 AE25 HDSTBP3# 4 T122
TDI TDO & TEST DSTBP3# TCK
+VCCP C12 T118
R152 150/F_4 TMS TDI TDO
C11 SIGNALS
TRST# TMS TRST#
B13 D25 HDBI0# 4 T121
TRST# DINV0# DBR#
T116 A16 J26 HDBI1# 4 T119 +3V_S5
ITP_CLK0 DINV1# R147 150/F_4
T115 A15 T24 HDBI2# 4
PREQ# ITP_CLK1 DINV2# CPURST#
B10 AD20 HDBI3# 4
PRDY# PREQ# DINV3#
A10
DBR# PRDY#
11 DBR# A7
DBR# DBSY#
M2 DBSY# 4 TCK NO STUB
H2 DRDY# 4
DRDY# BPM0#
10 INTR D1 T107
LINT0 EXECUTION BPM1#
10 NMI D4 T113
STPCLK# LINT1 CONTROL BPM2#
10 STPCLK# C6
STPCLK# BCLK1
B14 HCLK_CPU# 9 close to ITP conn T120
CPUSLP# A6 SIGNALS B15 BPM3#
4,10 CPUSLP# SLP# BCLK0 HCLK_CPU 9 T106
DPSLP# B7 TCK PRDY#
10 DPSLP# DPSLP# T123
G1 R162 27.4/F_4 PREQ#
10 DPRSLP# DPRSTP# T111
G1: NC for Dothan and TRST#
THERMDA B18 B5 CPUINIT# R151 680_4
DPRSTP# for Yonah THERMDA INIT# CPUINIT# 10
D THERMDC A18 D
THERMDC CPURST#
B11 CPURST# 4
THERMTRIP# THERMTRIP#_CPU C17 RESET#
5,10 THERMTRIP# THERMTRIP#
R243 0_4 THERMAL DIODE C19 close to CPU +VCCP
CPU_PROCHOT# B17 DPWR# DPWR# 4
+VCCP PROCHOT#
R149 56_4 IERR#
R157
CPUPWRGD R236
56_4
200/F_4
PROJECT : RW3
Dothan Processor
Quanta Computer Inc.
http://www.quantatw.com
Size Document Number Rev
Custom Dothan Processor (HOST) 3A
NB5/RD2/HW1
Date: Friday, February 17, 2006 Sheet 2 of 28
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8
COMP0, COMP2 Trace should be 27.4 15% U9B
2,4,5,7,9,10,12,23,24 +VCCP +VCCP
COMP1, COMP3 Trace should be 55 15%
24,28 VCC_CORE VCC_CORE
COMP0 Place voltage COMP0 P25 A2
R105 27.4/F_4 COMP1 COMP0 VSS00
P26 A5
COMP1 divider within COMP2 AB2
◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo