Service Manuals, User Guides, Schematic Diagrams or docs for : Compal Compal_LA-8001P
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download Compal_LA-8001P documenatation <<
Text preview - extract from the document
A B C D E
1 1
Compal Confidential
2 2
QIWY3 M/B Schematics Document
Intel IVY Bridge Processor with DDRIII + Panther Point PCH
nVIDIA N13X
3 2011-12-23 3
REV:1.0
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/07/21 Deciphered Date 2012/12/31 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Page
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
QIWY3 LA-8001P
Date: Monday, January 16, 2012 Sheet 1 of 64
A B C D E
A B C D E
Compal confidential
File Name : Y480
Chief River
nVIDIA N13P-GT/GL1 Intel
1 PCI-E X16 IVY Bridge 1
Gen 1/2/3 Processor DDR3-SO-DIMM X2
VRAM 64*32 BANK 0, 1, 2, 3
GDDR5*8 Socket-rPGA989
37.5mm*37.5mm Dual Channel UP TO 16G
DDR3-1333(1.5V)
HDMI DDR3-1600(1.5V)
HDMI1.4a
SATA3.0 HDD CONN
CONN FDI *8 DMI2 *4
100MHz 100MHz SATA3.0 HDD (SSD)
optimus 2012 2.7GT/s 5GT/s
CRT Connector 6*SATA SATA ODD CONN
(port0,1 Support SATA3)
2
LVDS
optimus 2012 Intel 4*USB3.0
2
Connector Panther Point 14*USB2.0
CMOS Camera
PCI Express USB(WiMAX) PCH
6*PCI-E x1 BlueTooth CONN
Mini card Slot 1 PCI-E(WLAN) FCBGA 989 Balls
WLAN/WiMAX
25mm*25mm USB PORT 3.0 x2(Left)
PCI Express SATA(SSD)
Mini card Slot 2 HD Audio WLAN/WiMAX
SSD
USB PORT 2.0 x1(Right)
SPI ROM LPC BUS
BIOS USB PORT 3.0 x1 (Right)
3 with USB charger Audio Board 3
EC
ENE KB9012
Card Reader
JBM389C LAN(Gbe) 2Channel Speaker
SD/MMC/MS/XD Arthros
AR8161/AR8151
Audio Board Int.KBD Audio Codec Array Digital MIC
RealTek
WLAN/WiMAX Touch Pad ALC269-VC
RJ45 CONN Audio Jacks
Stereo
HeadPhone Output
Sub-borad Microphone Input
Thermal Sensor
4
Audio Board 4
POWER BOARD EMC1403/2103
Function BOARD
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/07/21 Deciphered Date 2012/12/31 Title
Audio Board THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
MB Block Diagram
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
Custom 1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Monday, January 16, 2012 Sheet 2 of 64
A B C D E
A B C D E
Voltage Rails
SIGNAL
+5VS STATE SLP_S1# SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock
+3VS
Full ON HIGH HIGH HIGH HIGH ON ON ON ON
+1.5VS
power +VCCSA S1(Power On Suspend) LOW HIGH HIGH HIGH ON ON ON LOW
plane +V1.5S_VCCP
S3 (Suspend to RAM) LOW LOW HIGH HIGH ON ON OFF OFF
1
+CPU_CORE 1
+5VALW +1.5V
+VGA_CORE S4 (Suspend to Disk) LOW LOW LOW HIGH ON OFF OFF OFF
+B
+GFX_CORE
+3VALW S5 (Soft OFF) LOW LOW LOW LOW ON OFF OFF OFF
+1.8VS
+1.05VS
State
+0.75VS BOARD ID Table Board ID / SKU ID Table for AD channel
+3.3VS_VGA Vcc 3.3V +/- 5%
+1.5VS_VGA
Board ID PCB Revision
Ra/Rc/Re 10K +/- 5%
+1.05VS_VGA
0 0.1 Board ID Rb / Rd / Rf V AD_BID min V AD_BID typ V AD_BID max Project
1 QIWY3
0 0 0 V 0 V 0 V EVT
2 QIWY3
1 8.2K +/- 5% 0.216 V 0.250 V 0.289 V DVT
3 QIWY3
S0
2 18K +/- 5% 0.436 V 0.503 V 0.538 V PVT
O O O O 4 QIWY3
3 33K +/- 5% 0.712 V 0.819 V 0.875 V MP
5 QIWY4
4 56K +/- 5% 1.036 V 1.185 V 1.264 V EVT
6 QIWY4
S3
5 100K +/- 5% 1.453 V 1.650 V 1.759 V DVT
O O O X 7 QIWY4
6 200K +/- 5% 1.935 V 2.200 V 2.341 V PVT
2 7 NC 2.500 V 3.300 V 3.300 V QIWY4 MP 2
S5 S4/AC
O O X X USB Port Table
4 External BOM Structure Table
S5 S4/ Battery only USB 2.0 USB 3.0 Port
O X X X USB Port BOM Structure BTO Item
1 0 USB Port (Right Side) OPTI@ OPTIMUS part
S5 S4/AC & Battery
don't exist X X X X 2 1 HDMI@ HDMI part
XHCI TV module part
3 2 USB Port (Left Side) TV@
4 3 USB Port (Left Side) CHG@ USB charger part
elbaT lortnoC SUBMS EHCI1 No USB charger part
4 NOCHG@
lamrehT 5 BT@ Blue Tooth part
NALW Camera
ECRUOS AGV TTAB 2109EK NAWW MMIDOS HCP rosneS 6 CMOS@ CMOS Camera part
1KC_CE_BMS 7 8161@ AR8161 LAN part
1AD_CE_BMS 2109BK
WLAV3+
X V
WLAV3+
X X X X X 8 8151@ AR8151 LAN part
2KC_CE_BMS 9 USB Port (Right Side) 8161S@ AR8161 LAN surge part
2AD_CE_BMS 2109BK
WLAV3+
X X X X X X SV+
V3 10 Mini Card(WLAN) 8151S@ AR8151 LAN surge part
EHCI2 AR8151&8161 LAN surge part
KLCBMS 11 SURGE@
3 ATADBMS HCP
WLAV3+
X X X V
SV3+ SV+
V3 X X 12 Mini Card(TV) 61@ X76 P/N for AR8161 3
KLC0LMS 13 Blue Tooth 51@ X76 P/N for AR8151
ATAD0LMS HCP
WLAV3+
X X X X X X X X76@ X76 Level part for VRAM
KLC1LMS PCIE PORT LIST S1G@ X76 P/N for Samsun VRAM 1G
ATAD1LMS HCP
WLAV3+ SV+
V3 X SV+
V3 X X SV+
V3 X Port Device S2G@ X76 P/N for Samsun VRAM 2G
H1G@ X76 P/N for Hynix VRAM 1G
Address
1 LAN
H2G@ X76 P/N for Hynix VRAM 2G
EC SM Bus1 address EC SM Bus2 address 2 WLAN GL@ N13P-GL part
3 TV
GT@ N13P-GT part
Device Device Address 4 Card Reader
GE@ N13E-GE part
Smart Battery 0001 011X b Thermal Sensor EMC1403-2 1001_101xb 5 GTGE@ N13P-GT&N13E-GE common part
6 GC6@ NV CG6 support part
7 NOGC6@ NV no CG6 support part
PCH SM Bus address 8 1403@ EMC1403 thermal part
2103@ EMC2103 thermal part
Device Address
KBL@ K/B Light part
DDR DIMM0 1001 000Xb
4 ME@ ME part 4
DDR DIMM2 1001 010Xb
@ Unpop
ZZZ1
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/07/21 Deciphered Date 2012/12/31 Title
DA80000Q800
Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
Custom 1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
QIWY3 LA-8001P
Date: Monday, January 16, 2012 Sheet 3 of 64
A B C D E
5 4 3 2 1
Hot plug detect for IFP link C
Performance Mode P0 TDP at Tj = 102 C* (GDDR5)
FBVDDQ PCI Express I/O and I/O and Other
VGA and GDDR5 Voltage Rails (N13Px GPIO) GPU Mem NVCLK FBVDD (GPU+Mem) (1.05V) PLLVDD PLLVDD
(4) (1,5) /MCLK NVVDD (1.35V) (1.35V) (6) (1.8V) (1.05V) (3.3V)
GPIO I/O ACTIVE Function Description Products (W) (W) (MHz) (V) (A) (W) (A) (W) (A) (W) (mA) (W) (mA) (W) (mA) (W) (mA) (W)
GPIO0 OUT - GPU VID4 N13X
128bit TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD
D
1GB D
GPIO1 OUT - GPU VID3 GDDR5
GPIO2 OUT N/A
Physical Logical Logical Logical Logical
Strapping pin Power Rail Strapping Bit3 Strapping Bit2 Strapping Bit1 Strapping Bit0
GPIO3 OUT N/A
ROM_SCLK +3VS_VGA PCI_DEVID[4] SUB_VENDOR SLOT_CLK_CFG PEX_PLL_EN_TERM
GPIO4 OUT N/A ROM_SI +3VS_VGA RAM_CFG[3] RAM_CFG[2] RAM_CFG[1] RAM_CFG[0]
ROM_SO +3VS_VGA FB[1] FB[0] SMB_ALT_ADDR VGA_DEVICE
GPIO5 OUT - GPU VID1
STRAP0 +3VS_VGA USER[3] USER[2] USER[1] USER[0]
GPIO6 OUT - GPU VID2 STRAP1 +3VS_VGA 3GIO_PAD_CFG_ADR[3] 3GIO_PAD_CFG_ADR[2] 3GIO_PAD_CFG_ADR[1] 3GIO_PAD_CFG_ADR[0]
STRAP2 +3VS_VGA PCI_DEVID[3] PCI_DEVID[2] PCI_DEVID[1] PCI_DEVID[0]
GPIO7 OUT N/A
STRAP3 +3VS_VGA SOR3_EXPOSED SOR2_EXPOSED SOR1_EXPOSED SOR0_EXPOSED
GPIO8 I/O - Thermal Catastrophic Over Temperature STRAP4 +3VS_VGA RESERVED PCIE_SPEED_ PCIE_MAX_SPEED DP_PLL_VDD33V
CHANGE_GEN3
GPIO9 OUT - GC6 event
Device ID
GPIO10 OUT - Memory VREF Control N13P-GT
(28nm) 0x0FDB
GPIO11 OUT - GPU VID0
C
N13E-GE C
(28nm) 0x0FDB
GPIO12 IN AC Power Detect Input (10K pull High)
N13P-GL1
GPIO13 OUT - GPU VID5 (40nm) 0x0DE9
GPIO14 OUT N/A
GPIO15 IN N/A (100K pull low) GPU ROM_SO ROM_SCLK STRAP4 STRAP3 STRAP2 STRAP1 STRAP0
GPIO16 OUT N/A N13P-GT PU 10K PU 5K PD 45K PD 5K PD 10K PD 35K PU 45K
GPIO17 IN N/A N13E-GE PU 10K PU 5K PD 45K PD 5K PD 25K PD 35K PU 45K
GPIO18 IN N/A N13P-GL PD 10K PD 15K NC NC PU 10K PD 45K PU 45K
GPIO19 IN N/A
GPU N13P-GT N13E-GE N13P-GL
FB Memory (GDDR5) ROM_SI ROM_SI ROM_SI
Samsung K4G10325FG-HC04
B
+3VS_VGA 2500MHz B
32Mx32 PD 45K PD 45K PD 45K
+VGA_CORE
Hynix H5GQ1H24BFR-T2C
tNVVDD >0 2500MHz
+1.5VS_VGA 32Mx32 PD 35K PD 35K PD 35K
tFBVDDQ >0
Samsung K4G20325FD-FC04
+1.05VS_VGA 2500MHz
tPEX_VDD >0 64Mx32 PD 30K PD 30K PD 30K
1. all power rail ramp up time should be larger than 40us
Hynix H5GQ2H24MFR-T2C
2500MHz
64Mx32 PD 25K PD 25K PD 25K
Other Power rail
+3VS_VGA
A A
Tpower-off <10ms
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2011/07/21 Deciphered Date 2012/12/31 Title
1.all GPU power rails should be turned off within 10ms
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
VGA Notes List
Size Document Number Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
1.0
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
QIWY3 LA-8001P
Date: Monday, January 16, 2012 Sheet 4 of 64
5 4 3 2 1
5 4 3 2 1
D D
PEG_ICOMPI and RCOMPO signals should be
shorted and routed
with - max length = 500 mils - typical
+1.05VS impedance = 43 mohms
PEG_ICOMPO signals should be routed with -
1
max length = 500 mils
R1
24.9_0402_1% - typical impedance = 14.5 mohms
JCPU1A
2
J22 PEG_COMP
PEG_ICOMPI
PEG_ICOMPO J21
<16> DMI_CRX_PTX_N0 B27 DMI_RX#[0] PEG_RCOMPO H22
<16> DMI_CRX_PTX_N1 B25 DMI_RX#[1]
<16> DMI_CRX_PTX_N2 A25 PCIE_CRX_GTX_N[0..15] <23>
DMI_RX#[2] PCIE_CRX_GTX_N15
<16> DMI_CRX_PTX_N3 B24 K33
DMI_RX#[3] PEG_RX#[0] PCIE_CRX_GTX_N14
PEG_RX#[1] M35
B28 L34 PCIE_CRX_GTX_N13
<16> DMI_CRX_PTX_P0 DMI_RX[0] PEG_RX#[2]
B26 J35 PCIE_CRX_GTX_N12 PEG Static Lane Reversal - CFG2 is for the 16x
<16> DMI_CRX_PTX_P1 DMI_RX[1] PEG_RX#[3]
A24 J32 PCIE_CRX_GTX_N11
<16> DMI_CRX_PTX_P2
DMI
DMI_RX[2] PEG_RX#[4] PCIE_CRX_GTX_N10
<16> DMI_CRX_PTX_P3 B23 H34
DMI_RX[3] PEG_RX#[5] PCIE_CRX_GTX_N9
PEG_RX#[6] H31 1: Normal Operation; Lane # definition matches
G21 G33 PCIE_CRX_GTX_N8 CFG2
<16> DMI_CTX_PRX_N0
E22
DMI_TX#[0] PEG_RX#[7]
G30 PCIE_CRX_GTX_N7 socket pin map definition
<16> DMI_CTX_PRX_N1 DMI_TX#[1] PEG_RX#[8] PCIE_CRX_GTX_N6
<16> DMI_CTX_PRX_N2 F21 DMI_TX#[2] PEG_RX#[9] F35
D21 E34 PCIE_CRX_GTX_N5 0:Lane Reversed
<16>
<16>
DMI_CTX_PRX_N3
DMI_CTX_PRX_P0 G22
DMI_TX#[3]
DMI_TX[0]
PEG_RX#[10]
PEG_RX#[11]
PEG_RX#[12]
E32
D33
PCIE_CRX_GTX_N4
PCIE_CRX_GTX_N3 *
D22 D31 PCIE_CRX_GTX_N2
C <16> DMI_CTX_PRX_P1 DMI_TX[1] PEG_RX#[13] PCIE_CRX_GTX_N1 C
<16> DMI_CTX_PRX_P2 F20 DMI_TX[2] PEG_RX#[14] B33
PCI EXPRESS* - GRAPHICS
C21 C32 PCIE_CRX_GTX_N0
<16> DMI_CTX_PRX_P3 DMI_TX[3] PEG_RX#[15]
PCIE_CRX_GTX_P[0..15] <23>
J33 PCIE_CRX_GTX_P15
PEG_RX[0] P◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo