Service Manuals, User Guides, Schematic Diagrams or docs for : Dell VOSTRO 1510(ICH8)
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download VOSTRO 1510(ICH8) documenatation <<
Text preview - extract from the document
A B C D E
1 1
2 Compal Confidential 2
Schematic Document
Crestline_GM/PM+NB8M-GS & ICH8M
2007 / 1 / 2 Rev:0.4
3 3
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/1/15 Deciphered Date 2008/1/15 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Sheet
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
http://laptop-motherboard-schematic.blogspot.com/
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 0.4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA-4121P
Date: Thursday, January 10, 2008 Sheet 1 of 51
A B C D E
A B C D E
Compal Confidential
Project Code: ANRJAL3000 (JAL30)
JAL30 UMA/Discrete
File Name : LA-4121P
ZZZ1
Thermal Sensor Mobile Merom
1 1
ADM1032ARMZ CK505 TSSOP-64
PCB uFCPGA-478 CPU Clock Generator
P4
CRT & HDMI ICS 9LPRS365
P15 , P39 P4, 5, 6 P16
Fan conn P4 H_A#(3..35)
FSB
H_D#(0..63) 667/800MHz 1.05V
LVDS Panel Interface
P15
DDR2 667MHz 1.8V DDR2-SO-DIMM X2
nVidia Intel Crestline MCH BANK 0, 1, 2, 3 P13, 14
NB8M-GS
VRAM x 4 FCBGA 1299 Dual Channel
P37 , 38 P33 ~ 36
P7, 8, 9, 10, 11, 12
USB0
2 P30 2
USB conn x 1
CardBus Controller PCI DMI X4 C-Link
OZ129TN
P25
USB2.0
Express Card Intel ICH8M USB2,3
USB Conn x 2
P26 Azalia
PCIE2 On IO/B P30
Media Card 1394
PCI-E BUS mBGA-676 SATA0
PATA Slave
P17, 18, 19, 20
PCIE5 PCIE4 PCIE1
USB5
10/100/1000 LAN Mini Card-1 Mini Card-2 Express Card
P26
REALTEK (WLAN) (Robson)
RTL8111C-GR P27 P27 USB6
3
P22 Finger Printer 3
P30
Option
USB7
LPC BUS TPM1.2 BT
RJ45 CONN P28
P27
P22
USB8
Camera
P30
USB9
Felica Conn
ENE KB926C0 P30
P28
Audio CKT AMP & Audio Jack
ALC268 P23 P24
Touch Pad CONN. Int.KBD BIOS(System/EC)
Power On/Off CKT.
P29 P29 P28
P29 SATA HDD Connector
P21
4 4
DC/DC Interface CKT. RTC CKT. CDROM Conn.
P31 P18 P21
Security Classification Compal Secret Data Compal Electronics, Inc.
2007/1/15 2008/1/15 Title
Power Circuit DC/DC Power OK CKT. Issued Date Deciphered Date
Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
P40~47 P29 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
http://laptop-motherboard-schematic.blogspot.com/
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 0.4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA-4121P
Date: Thursday, January 10, 2008 Sheet 2 of 51
A B C D E
A B C D E
O MEANS ON X MEANS OFF
Voltage Rails SIGNAL
STATE SLP_S1# SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock
+5VS
Full ON HIGH HIGH HIGH HIGH ON ON ON ON
+3VS
Power +1.8VS S1(Power On Suspend) LOW HIGH HIGH HIGH ON ON ON LOW
plane +1.5VS
S3 (Suspend to RAM) LOW LOW HIGH HIGH ON ON OFF OFF
+1.25VS
+B +5VALW +1.8V
1
+1.2VS CLOCK S4 (Suspend to Disk) LOW LOW LOW HIGH ON OFF OFF OFF 1
+3VALW
State +0.9VS
S5 (Soft OFF) LOW LOW LOW LOW ON OFF OFF OFF
+CPU_CORE
+VGA_CORE
+VCCP
Board ID Table for AD channel
Vcc 3.3V +/- 5%
S0 O O O O O Ra / Rc 100K +/- 5%
Board ID Rb / Rd V AD_BID min V AD_BID typ V AD_BID max
S3 0 0 0 V 0 V 0 V
O O O X O
1 8.2K +/- 5% 0.216 V 0.250 V 0.289 V
S5 S4/AC 2 18K +/- 5% 0.436 V 0.503 V 0.538 V
O O X X O
3 33K +/- 5% 0.712 V 0.819 V 0.875 V
S5 S4/ Battery only 4 56K +/- 5% 1.036 V 1.185 V 1.264 V
O X X X X
5 100K +/- 5% 1.453 V 1.650 V 1.759 V
S5 S4/AC & Battery 6 200K +/- 5% 1.935 V 2.200 V 2.341 V
don't exist X X X X X
7 NC 2.500 V 3.300 V 3.300 V
2 2
BOARD ID Table BTO Option Table
O MEANS ON S3 : STR
X MEANS OFF
Board ID PCB Revision BTO Item BOM Structure
S4 : STD 0 0.1
S5 : SOFT OFF 1 0.2
External PCI Devices 2 0.3
Device IDSEL# REQ#/GNT# Interrupts
3
CardBus AD21 0 PIRQE/PIRQF/PIRQG
4
5
6
7
3 EC SM Bus1 address EC SM Bus2 address 3
Device Address Device Address
Smart Battery 0001 011X b? ADM1032 4D
EEPROM(24C16/02) 1010 000X b?
(24C04) 1011 000Xb?
ICH7 SM Bus address
Device Address
Clock Generator 1101 001Xb?
(ICS ICS9LPR310)
DDRII DIMM0 1001 000Xb?
DDRII DIMM2 1001 010Xb?
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/1/15 Deciphered Date 2008/1/15 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
http://laptop-motherboard-schematic.blogspot.com/
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom 0.4
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
LA-4121P
Date: Thursday, January 10, 2008 Sheet 3 of 51
A B C D E
5 4 3 2 1
XDP Reserve
7 H_A#[3..16]
JP1A
H_A#3 J4 H1 H_ADS#
A[3]# ADS# H_ADS# 7 +VCCP
ADDR GROUP 0
H_A#4 L5 E2 H_BNR#
A[4]# BNR# H_BNR# 7
H_A#5 L4 G5 H_BPRI#
A[5]# BPRI# H_BPRI# 7
H_A#6 K5
H_A#7 A[6]# H_DEFER# XDP_TDI R439 1 150_0402_1%
M3 A[7]# DEFER# H5 H_DEFER# 7 2
H_A#8 N2 F21 H_DRDY#
A[8]# DRDY# H_DRDY# 7
H_A#9 J1 E1 H_DBSY# XDP_TMS R443 1 2 39_0402_1%
A[9]# DBSY# H_DBSY# 7
H_A#10 N3
H_A#11 A[10]# H_BR0# R78
P5 A[11]# BR0# F1 H_BR0# 7
D H_A#12 56_0402_5% D
P2
CONTROL
H_A#13 A[12]# H_IERR# XDP_BPM#5 R445 1 54.9_0402_1%
L2 A[13]# IERR# D20 2 1 +VCCP 2
H_A#14 P4 B3 H_INIT# @
A[14]# INIT# H_INIT# 18
H_A#15 P1
H_A#16 A[15]# H_LOCK#
R1 A[16]# LOCK# H4 H_LOCK# 7
H_ADSTB#0 M1
7 H_ADSTB#0 ADSTB[0]#
C1 H_RESET# XDP_TRST# R440 1 2 560_0402_5%
RESET# H_RESET# 7
H_REQ#0 K3 F3 H_RS#0
7 H_REQ#0 REQ[0]# RS[0]# H_RS#0 7
H_REQ#1 H2 F4 H_RS#1 XDP_TCK R444 1 2 27_0402_5%
7 H_REQ#1 REQ[1]# RS[1]# H_RS#1 7
H_REQ#2 K2 G3 H_RS#2
7 H_REQ#2 REQ[2]# RS[2]# H_RS#2 7
H_REQ#3 J3 G2 H_TRDY#
7 H_REQ#3 REQ[3]# TRDY# H_TRDY# 7
H_REQ#4 L1
7 H_REQ#4 REQ[4]#
G6 H_HIT#
7 H_A#[17..35] HIT# H_HIT# 7
H_A#17 Y2 E4 H_HITM#
A[17]# HITM# H_HITM# 7
H_A#18 U5
H_A#19 A[18]#
R3 A[19]# BPM[0]# AD4
ADDR GROUP 1
H_A#20 W6 AD3
H_A#21 A[20]# BPM[1]#
XDP/ITP SIGNALS
U4 A[21]# BPM[2]# AD1
H_A#22 Y5 AC4
H_A#23 A[22]# BPM[3]#
U1 A[23]# PRDY# AC2
H_A#24 R4 AC1 XDP_BPM#5
H_A#25 A[24]# PREQ# XDP_TCK
T5 A[25]# TCK AC5
H_A#26 T3 AA6 XDP_TDI
H_A#27 A[26]# TDI XDP_TDO
W2 A[27]# TDO AB3 TP6
H_A#28 W5 AB5 XDP_TMS
H_A#29 A[28]# TMS XDP_TRST#
Y4 A[29]# TRST# AB6
H_A#30 U2 C20 XDP_DBRESET#
A[30]# DBR# XDP_DBRESET# 19
H_A#31 V4
H_A#32 A[31]#
W3 A[32]# PROCHOT# is not used ---> 56 ohms pull-up
H_A#33 AA4 THERMAL
H_A#34 A[33]# H_PROCHOT# CRB uses 1K ohms pull-up resistor to fix
AB2 A[34]# 1 2 +VCCP
H_A#35 AA3 D21 R79 56_0402_1% PROCHOT# failure when driven by a thermal sensor.
C H_ADSTB#1 A[35]# PROCHOT# H_THERMDA C
7 H_ADSTB#1 V1 ADSTB[1]# THERMDA A24
B25 H_THERMDC
H_A20M# THERMDC
18 H_A20M# A6 A20M#
ICH
H_FERR# A5 C7 H_THERMTRIP#
18
18
H_FERR#
H_IGNNE#
H_IGNNE# C4
FERR#
IGNNE#
THERMTRIP# H_THERMTRIP# 7,18 FAN1 Control and Tachometer
H_STPCLK# D5
18 H_STPCLK# STPCLK#
H_INTR C6 H CLK
18 H_INTR LINT0
H_NMI B4 A22 CLK_CPU_BCLK
18 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 16
H_SMI# A3 A21 CLK_CPU_BCLK#
18 H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# 16
M4 RSVD[01]
N5 RSVD[02] H_THERMDA, H_THERMDC routing together,
T2 RSVD[03]
V3 Trace width / Spacing = 10 / 10 mil
RSVD[04]
RESERVED
B2 C439
RSVD[05] 10U_0805_10V4Z~N
C3 RSVD[06]
D2 RSVD[07] 2 1
+5VS
D22 RSVD[08] H_THRMTRIP# should connect C86
D3 RSVD[09]
F6 to ICH8 and GMCH without 1000P_0402_50V7K~N 1 2
RSVD[10] C442 10U_1206_16V4Z~N
T-ing (No stub) 2 1
+VCCP
U1
Merom Ball-out Rev 1a 1 8
conn@ VEN GND
2 VIN GND 7
1
FAN1_POWER 3 6
R76 EN_DFAN1 VO GND
28 EN_DFAN1 4 VSET GND 5
@ 56_0402_5% +3VS APL5605KI-TRL SOP 8P
+VCCP
2 2
1
JFAN1
40mil
B
B @ R130 R378 B
1 1
54.9_0402_1% 10K_0402_5% 2 2
E
H_PROCHOT# 3 1 OCP# 1 2 H_RESET# 3
OCP# 19 3
C
@ Q11
2
MMBT3904_SOT23 4
28 FAN_SPEED1 GND
2 5 GND
C440 ACES_85205-03001
0.01U_0402_16V7K conn@
1
FAN1
Thermal Sensor EMC1402-2-ACZL-TR
+3VS
1
C88
1
0.1U_0402_10V6K R67
2 @ 10K_0402_5%
U2
1 8 EC_SMB_CK2
2
VDD SCLK
H_THERMDA 2 7 EC_SMB_DA2
C104 D+ SDATA
1 2 H_THERMDC 3 6 THERM_SCI# 2 1
D- ALERT# EC_THERM# 19,28
@ R68
2200P_0402_50V7K~N THERM# 4 5 0_0402_5%
THERM# GND
A R75 A
+3VS 1 2 EMC1402-2-ACZL-TR MSOP 8P
10K_0402_5% Address:100_1100
EC_SMB_CK2
28,29,34 EC_SMB_CK2
28,29,34 EC_SMB_DA2
EC_SMB_DA2 Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2007/1/15 Deciphered Date 2008/1/15 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo