Service Manuals, User Guides, Schematic Diagrams or docs for : Keithley 500 500_938_01C
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download 500_938_01C documenatation <<
Text preview - extract from the document
PIMI
Pulse and Frequency Input Module
The PIMl Pulse and Frequency Input Module provides eight frequency or event counter
inputs. Eight software-controlled ranges allow frequency measurements up to a maxi-
mum of 8MHz and down to a resolution of lHz. Seven of the inputs provide isolated
(to 400V) or non-isolated TTLcompatible inputs, while an eighth channel has a non-
isolated sensitivity of 200mV.
As a frequency counter, the seven TTLcompatibIe inputs provide measurements to
8MHz in the non-isolated mode, and to 2MHz in the isolated mode. The eighth input,
which has 200mV sensitivity, measures frequencies up to lMHz, non-isolated only.
As an event counter, the PlMl module can count pulses at a maximum rate of 25OkHz.
Anti-coincidence circuitry ensures that the counter is not read in an undefined state
and that no pukes will be lost. Inputs may also be configured as four dual input chan-
nels to allow events to be gated by external sources.
Software control selects input channel, input gating, gate times, and frequencylevent
mode. Gate times between 1048.576msec and 8.192msec allow a wide range of frequen-
cies to be measured. Signals are connected directly to the module via on-card screw
terminals.
The RIM1 module may be placed in any available slot in the system. To install the
module, remove the baseboard cover and install it with the component side facing the
power supply.
CAUTION: Always turn off the system power before installing or removing modules.
To avoid possible EM1 radiation, never operate the system with the top cover removed.
User-Configured Components
Switches SlOl-X07 independently select isolated or non-isolated inputs for channels 1
through 7 respectively.
All input connections are made to screw terminals on Pl72. Two terminals are provided
for each channel (+ and -). All terminals accept 16-24 gage wire stripped to 3116 of an
inch. See Table 1 and Figure 1 for a list of user-configured components and their loca-
tions on the KM1 board.
Document Number: 500-938-01 Rev. C mm-1
Figure 1. PM1 Module
PIMl-2
Table 1. User-Configured Components on the PIMl
Name Designation Function
Switch 101 sl.01 Chan 1 Isolated/Non-isolated Selection
Switch 102 s102 Chan 2 Isolated/Non-isolated Selection
Switch 103 sl.03 Chan 3 Isolated/Non-isolated Selection
Switch 104 s104 Chan 4 Isolated/Non-isolated Selection
Switch 105 s105 Chan 5 Isolated/Non-isolated Selection
Switch 106 S106 Chan 6 Isolated/Non-isolated Selection
Switch 107 s107 Chan 7 Isolated/Non-isolated Selection
Screw Terminals l?v2 Inout connections, Channels O-7
Connections
Connecting terminals for the PIMl module are shown in Figure 2 which illustrates a
typical connecting scheme. Note that connections will be the same whether an isolated
or non-isolated configuration is used. See below for more information on the isolated
and nonisolated modes.
Figure 3 shows a possible connecting scheme for cases in which PIMl module is soft-
ware configured to accept gated inputs. For more information on gated inputs see the
discussion of the CONTROL REGISTER command below.
When making any connection to the PIMl, keep in mind that channels l-7 are designed
for TTL compatible inputs, while channel 0 has 200mV sensitivity. Also, the use of
shielded cable is recommended to minimize the possibility of EMI radiation. Connect
one end of the shield to a rear chassis ground post and leave the other end discon-
nected. Do not use the shield as a signal-carrying lead.
IOOmV MINIMUM (CHANNEL 0)
,; LEVEL (CHANNELS I-7)
Figure 2. Typical PM1 Connections
PIMl-3
Figure 3. Typical Connections for Gated Mode
Isolated/Non-isolated Input Mode Selection
Channels 1 through 7 of the l?IMl module may be operated in either isolated or non-
isolated TTLcompatible modes. Switches SlOl-907 select the input mode for channels
1 through 7 respectively (see Figure 1) When in the isolated mode, the input signals
may be floated up to 400V above chassis ground. Note that the maximum frequency
that can be measured is reduced to 2MHz when an input channel is used in the
isolated mode, regardless of the selected frequency range.
When an input channel is configured as an isolated input, the minimum input current
for rated frequency is 6.5mA, and the maximum input current is l5mA. The driving
device can be configured to either source or sink the input current. Typically the device
sinks current, as shown in Figure 4. With this configuration, the maximum value of V
is 8.7V. For higher voltages, a resistor can be inserted in series between the supply
voltage and the + terminal. Compute the value of this resistor with the following
formula:
V-l .7
R=- -330
0.01
Note that this value will result in a nominal current of about lOmA.
For example, assume that a supply of 24V is used for V+. The resistor value is then
computed as follows:
PIM1-4
24-1.7
R=- -330
0.01
R = 1900
CAUTION: Do not exceed the isolation voltage value as stated in the PIMl
specifications.
DRIVING DEVICE 1 ~;Wl+SOLATED
I
OPTO-ISOLATOR
LED
Figure 4. Typical Sinking PM Isolated Connections
Commands
PlMl Commands provide software control of selected input channel and input gating,
frequency range, frequency/event mode, and triggering and reset functions. Commands
are also used to read low and high bytes of frequency or event data. PIMl commands
are summarized in Table 2. Table 3 lists the location for the slot-dependent commands.
PIh41-5
Table 2. Commands used with the PIMl Module
Command LOCdOIl
CONTROL REGISTER Slot-dependent Ch4DA (write)
TRIGGER/RESET Slo&ciependent CMDB (write)
LOW DATA Slot-dependent CMDA (read)
HIGH DATA Slot-dependent CMDB (read)
Table 3. Locations for Slot-Dependent Commands
Slot CMDA? CMDB++
Slot 1 CFF80 cFF81
Slot 2 CFF82 cFF83
Slot 3 cm84 CFF85
Slot 4 Cl386 cm87
Slot 5 cFF89
Slot 6 EEE CFF8B
Slot 7 CFF8C CFF8D
Slot 8 ClT8E cFF8F
Slot 9 CFF90
Slot 10 CFF92 CFF93
* CONTROL REGISTER (write) or LOW DATA (read)
"*TRIGGER/RESET (write) or HIGH IMW (read)
CONTROL REGISTER
Location: Slot-dependent CMDA
Values written to the CONTROL REGISTER location are constituted by eight bits of in-
formation that specify the desired input channel (or pair of channels for input gating),
gate time (and thus frequency range), and whether the module will be monitoring fre-
quencies or counting events (see Figure 5). CONTROL REGISTER is a write-only loca-
tion that depends on the slot in which the MM1 board is placed, as summarized in
Table 3.
The lowest four bits (DO-D3) of the value written to CONTROL REGISTER select which
of the eight input channels (O-7) on the RIM1 are to be read, It is also possible to select
a pair of input channels (channel n and channel n + 4) in instances where input gating
is desired (used only when the module is configured as an event counter). If this mode
is selected, channel n + 4 will act as a gate for channel n, allowing that channel to be
read only when channel n + 4 is high (on). In other words, the paired inputs perform
the logical AND function. A complete list of values assigned to bits DO-D3 is given in
Table 4.
Bits D4-D6 of the value written to the CONTROL REGISTER location are used to select
a gate time, when the PlMl module is configured to measure frequencies. When the
module is configured to count events (pulses), the values assigned to these bits are
unimportant, Table 5 lists the available times and the maximum frequencies which can
be measured. Note that the frequencies given assume the channels are being operated
in the non-isolated mode; maxim-w input frequency in the isolated mode for channels
PIMl-6
GATE PERIOD
EVENT/FREQUENCY
MODE SELECTION 1. (FREQUENCY RANGE) INPUT/GATING SELECT
I
Figure 5. CONTROL REGISTER Bit Configuration
1 through 7 is limited to 2MHz. Also, channel 0 is limited to lMHz because of input
signal conditioning.
Bit D7 selects the mode of the PIMl, configuring that module to either count events or
measure frequency, When D7 is set to logical, the event mode is selected; the frequency
mode is selected when D7 is set to logic 0 (see Table 6).
Table 4. Input Channel Selection (Bits DO-D3)
D3 D2 Dl DO Input Description
0 0 0 0 CH #0 gated with CH #4
0 0 0 1 CH #l gated with CH #5
0 1 0 CH #2 gated with CH #6
0 8 1 1 CH X3 gated with CH #7
0 1 0 CH #O
0 1 i 1 CH #l
0 1 1 0 cl3 x2
0 1 1 1 CH #3
1 0 0 0 CH #4
1 0 0 1 CH #5
1 0 1 0 CH #6
1 0 1 1 CH %7
Table 5. Frequency Counter Software Selectable Gate Times (Bits D4-D6)
D6 D5 D4 Gate Time Frequency Resolution
ii 0 0
1 8.192msec 8MHz l22.OHz
16.384msec 4MHz 61.OHz
0 1 0 32.768msec 2h4Hz 3O.OHz
0 1 1 65.536msec IMHz EOHZ
1 i 0 X31.072msec 5ookHz %5Hz
1 1 262.144msec 2501612 3.7Hz
1 1 0 524.288msec l25kHz 1.9H.z
1 1 1 lO48.576msec 62.5kHz l.OHz
PJMl-7
Table 6. Frequency/Event Mode Selection (Bit w)
W Value Mode
0 Frequency
1 Event
TRIGGER/RESET
Location: Slot-dependent CMDB
TRIGGER/RESET is a write-only location whose function varies slightly, depending on
whether the module is configured to count events or measure frequencies. In the event
mode, writing any value to the TRIGGER/RESET location resets the PlMl hardware
counter to zero, preparing the counter for a new set of pulse inputs. In the frequency
mode, writing to this location triggers a measurement. Any value written to the TRIG-
GER/RESET location will effect the indicated functions. It is the act of writing, rather
than the value itself, that triggers or resets the counter.
Note that powering-on will not automatically reset the PIMl hardware counter to zero.
The TRIGGER/RESET command must be issued to ensure that the counter is properly
reset.
When operating in the frequency mode, the TRIGGER/RESET command should be
followed by a software delay to ensure that sufficient time has elapsed from the time
the counter is triggered until the data is read. This delay period must be longer than
the selected gate time.
LOW DATA
Location: Slot-dependent CMDA
Because the PlMl counter is 16 bits wide, the count it contains will be 16 bits long. The
memory locations of the computer, however, can hold only 8 bits. For this reason, the
count is broken up into two bytes - high byte and low byte - and stored in two dif-
ferent memory locations. Reading the LOW DATA location provides the low byte of the
current count, To obtain the complete count, the HIGH DATA location should be read
immediately after reading LOW DATA, and the two bytes combined as described below.
In the event mode, the count is latched at the time that LOW DATA is read, This en-
sures that the low byte does not overflow before the high byte is accessed with the
HIGH DATA command. Note that reading the count does not interrupt the counter,
which continues until reset by the TRIGGER/RESET command.
In the frequency mode, the count is latched automatically at the conclusion of the
specified gate time.
PIMl-8
HIGH DATA
Location: Slot-dependent CMDB
Reading the HIGH DATA location provides the high byte of the current count. The
LOW DATA location should always be read before reading HIGH DATA. This ensures
that the count is latched, preventing the low byte from overflowing before the high byte
is read.
Once both the low byte and high byte of the count have been obtained, the total count
can be calculated as follows:
CO=LB+256*HB
Where CO is the number of counts, and LB and HB are low and high bytes respective-
ly. Since the PlMl uses a l&bit counter, the total possible counts is 65,536 - with a
range of 065,535 counts.
ln the pulse mode, the counter will overflow (return to zero and begin counting again)
if the count exceeds 65,535. A software overflow counter can be employed to increase
the maximum event count.
In frequency mode, the counter will simply stop counting at 65,535. Therefore, a
reading of 65,535 should be taken as an indication that the counter has overflowed. To
convert counts to frequency, use the formula:
F=CO/P
Where F is the frequency in Hz, CO the number of counts, and P is the gate period in
seconds. Note that the gate times listed in Table 5 are given in milliseconds.
Theory of Operation
Circuitry on the PlMl module, which is shown on schematic drawing number 500-296,
may be divided into five groups: input circuitry command-development circuitry, con-
trol circuitry, counter circuitry, and data buffering circuitry.
The counter itself is made up of Ull8 and U119, which are 8 bit binary counters
(74LS590), Ul18 counts the lower eight bits, while U119 contains the count of the upper
eight bits. The input signal is applied to the CCK terminals of both counters through
Ull3, a transparent data latch (74LS75). Ull3 is controlled by the gate period control cir-
cuitry. Output gating of the counter ICs is controlled by CMDAR and CMDBA for Ull8
and U119 respectively.
The two counter outputs as well as the control register inputs are all connected to a
common data bus. Buffering between the internal PlMl data bus and the baseboard
data bus is provided by Ul33 (74LS245), an octal bus transceiver. Baseboard R/W,
CMDA and CMDB lines control data transmission through this IC. When both R/W
and CMDA are low, data is fed through Ul33 from the baseboard data bus and latched
PrMl-9
in the control register. If R/W is high, Ul33 is configured to feed data out over the
baseboard bus from either Ull8 or U119 depending on the status of CMDA and CMDB.
PIMl Specifications
As a frequency counter:
Eight multiplexed software-selectable inputs are provided. Channels l-7 are TTL com-
patible and channel 0 is AC coupled with a 200mV peak sensitivity. Eight different
software-programmable gate times are available which provide resolution from lHz per
bit to a fuIl scale of 8MHz. Counter resolution is 1 part in 65536 (O.OOzS%.
Overrange is
detected by a maximum count of 65535.
Inputs:
Chl to Ch7 are TTL compatible to 8MHz (non-isolated) or 2MHz (isolated). CHO is
nonisolated and AC coupled for 2oOmV peak sensitivity to lMHz.
Maximum Input Frequency:
2MHz (Isolated)
8MHz (TTL Non-isolated)
lMHz (200mV Non-isolated)
Absolute Maximum Inputs:
ChlthIUCh7
Non-isolated `ITL: +5,5V/-0.3V
Common Mode Isolation:
400V (DC to 6OHz)
10' V*Hz Max
Isolation Input: <2OmA Max
ChO
Non-isolated LO Level; 5W DC and/or peak AC
Range Gate Time Reading Resolution Accuracy
8MHz 8192ms 8MHz l22.OHz *(0.4% + l22.OH.z)
4MH.z l6.384ms 4MHz 61.OHz *004% + 61.OI-k)
2MHz 32.768ms 2MH.z 3o.oHz *(0.03% + 3O.OHz)
IMHz 65.536ms lMHz EOHZ *(O-03% + EOHZ)
5ookHz l31.072ms 500kHz 7.5H.z *(0.03% + 7.5Hz)
25OkHz 262.144ms 250kHz 3.7Hz *(0.03% + 3.7Hz)
l25kHz 524.288ms l25kHz 1.9Hz *(0.03% + 1.9Hz)
62.5kI-k lO48.576ms 62.51612 1.OH.z *(0.03% + l.OHz)
As An Event Counter:
The PIMl can be configured under software control to count events (pulses). The hard-
ware counter is 16 bits wide with an additional l6- bit over-flow counter in software.
This provides a maximum event count of greater than 4 billion. The PIMl can be
software-selected to count events on one of eight inputs. The counter can be read
without effecting the counter contents and reset under software control. Due to the
PlMl-10
anti-coincidence circuitry, reading the counter contents will not occur in an undefined
state. In addition, no pulses will be missed if the maximum event frequency is less
than 25OkI-k
The inputs may also be configured as four dual input channels. This allows events to
be gated by external sources.
Maximum Input Frequency: 25OkHz (anti-coincidence non-isolated* or isolated)
PIMl-11
"IO, UlO2 u103 UlO4 UlO5 UlO6 u107
# 9 N 9 f
PIMI COMPONENT LAYOUT
PIMld.2
I
A A
◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo