Service Manuals, User Guides, Schematic Diagrams or docs for : TOSHIBA L750-14h DA0BLEMB6E0 Quanta BLE_BLED
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download L750-14h DA0BLEMB6E0 Quanta BLE_BLED documenatation <<
Text preview - extract from the document
5 4 3 2 1
01
D
PCB STACK UP D
BLE/BLED BLOCK DIAGRAM CPU CORE
LAYER 1 : TOP
LAYER 2 : SVCC
LAYER 3 : IN1
LAYER 4 : IN2
NB CORE LAYER 5 : GND
(1.0~1.2V) LAYER 6 : BOT
AMD FUSION APU +2.5V
Ontario FT1 +1.5V
Daughter Board
+1.2V
413-BALL Power Board
DDRIII-SODIMM2 DDRIII-SODIMM1
PG 12 PG 11 19mmX19mm BGA
PCI-E X4 Graphics CRT PG 22 USB Board
+1.5VSUS
SINGLE CHANNEL DDR3 LVDS PG 22 SMDDR
DISPLAY PORT X2 VTERM Touch Pad Board
PG 22 CRT
C
DX11 IGP
PG 13,14,15,16,17,18,19 HDMI PG 20 C
4 X1 PCIE GEN2 GPP
PG 22 LVDS 3V/5V
1 X4 UMI-LINK GEN1 TP/sw Board
VGA DAC
PG 20 HDMI
MDC Board
PG 3,4,5
SIM Board
SYSTEM
X4 UMI-LINK CHARGER
SATA - HDD1 SATA0 AMD HUDSON-M1
PG 25 AR8158M(10/100) RJ45
PCI-E, 1X (port2)
PG 27
PCIE GEN1 I/F (4 x1)
SATA - ODD SATA3
USB2.0(12) + 1.1(2)
PG 25 PCI-E, 1X (port0)
SATAII (3 PORTS) Mini Card I (WIFI)
USB2.0 (P11)
PG 23
INT. CLKGEN
AZALIA HD AUDIO
PCI-E, 1X (port3) UPD720200A
B
LPC B
GB MAC USB2.0 (P2) USB3.0 I/O Ports X1
PCI-E, 1X (port1)
SPI I/F
(M/B) PG 24
USB2.0 (P11) MINI CARD II (3G)
LPC I/F
PG 23
EC USB2.0 (P0,P3) USB2.0 I/O Ports X2
HW MONITOR (Daughter Board) PG 29
PG 6,7,8,9,10 USB2.0 (P9) CCD
NPCE791L
PG 22
PG 30
USB2.0 (P5) Card reader
PG 28
SPI Azalia Audio Codec PG 26
Azalia USB2.0 (P10) SIM CARD
Flash Touch CX20587
FAN Keyboard PG 23
ROM Pad
MDC CONN
PG 4 PG 30 PG 29 PG 29
PORT-A
PORT-B
PG 26
MDC
Board
HP MIC INT. INT.
JACK MIC SPEAKER
RJ11
PG 26 PG 26 PG 26 PG 26
A A
Quanta Computer Inc.
PROJECT : BLE/BLED
Size Document Number Rev
1A
Block Diagram
Date: Tuesday, November 09, 2010 Sheet 1 of 41
5 4 3 2 1
5 4 3 2 1
02
Table of Contents
PAGE DESCRIPTION
CONTROL Power States
D POWER PLANE VOLTAGE SIGNAL D
ACTIVE IN
1 Block Diagram
2 Power Stage&BOI-Function VIN 10V~+19V S0~S5
3-5 Processor
+VCCRTC +3.0V~+3.3V S0~S5
6-10 HUDSON
11-12 DDR III +3V +3.3V MAIN_ON S0
13-19 ROBSON
+3V_S5 +3.3V S5_ON S0~S5
20 HDMI
21 ESD +3V_3G +3.3V MAIN_ON S0
22 LVDS/CCD/CRT
+3VPCU +3.3V AC/DC Insert enable S0
23 MINI Card 2nd & SIM Card MINI Card (Wi-Fi & WIMAX)
24 USB 3.0 +5V +5V MAIN_ON S0
25 SATA HDD & ODD
+5VPCU +5V AC/DC Insert enable S0~S5
26 Audio Codec
27 LAN 10/100 +5V_ODD +5V MAIN_ON S0
28 Card Reader
WIMAX_P +3.3V WMAX_P for EC
29 KEYBAORD/USB/POWER BOARD/TOUCH PAD
30 EC WPCE775L +1.1V +1.1V MAIN_ON S0
31 INT Key Board&KB LED Power LED Indicator EMI
+1.8V +1.8V MAIN_ON S0
C 32 Charger C
33 System 5V/3V +1.5V +1.5V MAIN_ON S0
34 DDR 1.5V
+1.5VSUS +1.5V SUSON S0~S5
35 +NB_CORE/+1.1V
36 +1.1V/+1.8V +1.05V_USB3.0 +1.5V SUSON S0~S3
37 AMD CPU CORE
GPU_CORE +1.1V VRON S0
38 Discharge
39 GPU POWER CPU_CORE +1.1V MAIN_ON S0
40 Power Tree Table
+1.1V_S5 +1.1V S5ON S0~S5
41 Change List
+VDDR +0.9V VRON S0
+GPU_CORE +1.0V GPU_VRON S0
GND PLANE PAGE
GND_SIGNAL 5
AGND_+1.5V_SUS 34
B B
AGND_DC/DC 33
Audio_GND 26
ShieldGND 22
GND ALL
A A
Quanta Computer Inc.
PROJECT : BLE/BLED
Size Document Number Rev
1A
POWER STAGE AND BOI-FUNCTION
Date: Thursday, November 11, 2010 Sheet 2 of 41
5 4 3 2 1
1 2 3 4 5 6 7 8
03
A A
M_A_DQ[0..63] (11,12)
U15E
(11,12) M_A_A[15:0]
M_A_A0 R17 M_ADD0 M_DATA0 B14 M_A_DQ0
ONTARIO (2.0)
M_A_A1 H19 M_ADD1 M_DATA1 A15 M_A_DQ1
PART 1 OF 5
M_A_A2 J17 M_ADD2 M_DATA2 A17 M_A_DQ2
M_A_A3 H18 M_ADD3 M_DATA3 D18 M_A_DQ3
M_A_A4 H17 M_ADD4 M_DATA4 A14 M_A_DQ4
M_A_A5 G17 M_ADD5 M_DATA5 C14 M_A_DQ5
M_A_A6 H15 M_ADD6 M_DATA6 C16 M_A_DQ6
M_A_A7 G18 M_ADD7 M_DATA7 D16 M_A_DQ7
M_A_A8 F19 M_ADD8
M_A_A9 E19 M_ADD9 M_DATA8 C18 M_A_DQ8
M_A_A10T19 M_ADD10 M_DATA9 A19 M_A_DQ9 PEG_RXN[3:0] PEG_TXN[3:0]
PEG_RXN[3:0] (13) PEG_TXN[3:0] (13)
M_A_A11F17 M_ADD11 M_DATA10 B21 M_A_DQ10
M_A_A12E18 M_ADD12 M_DATA11 D20 M_A_DQ11 PEG_RXP[3:0] PEG_TXP[3:0]
PEG_RXP[3:0] (13) PEG_TXP[3:0] (13)
M_A_A13
W17 M_ADD13 M_DATA12 A18 M_A_DQ12
M_A_A14E16 M_ADD14 M_DATA13 B18 M_A_DQ13
M_A_A15G15 M_ADD15 M_DATA14 A21 M_A_DQ14
(11,12) M_A_BS#[2..0]
M_DATA15 C20 M_A_DQ15
M_A_BS#0 R18 M_BANK0
M_A_BS#1 T18 M_BANK1 M_DATA16 C23 M_A_DQ16
M_A_BS#2 F16 M_BANK2 M_DATA17 D23 M_A_DQ17
(11,12) M_A_DM[7..0]
M_DATA18 F23 M_A_DQ18
M_A_DM0 D15 M_DM0 M_DATA19 F22 M_A_DQ19 U15A
M_A_DM1 B19 M_DM1 M_DATA20 C22 M_A_DQ20 PEG_RXP0 AA6 P_GPP_RXP0 P_GPP_TXP0 AB6 C_PEG_TXP0 C463 [email protected]/10V_4X PEG_TXP0
M_A_DM2 D21 M_DM2 M_DATA21 D22 M_A_DQ21 PEG_RXN0 Y6 P_GPP_RXN0 P_GPP_TXN0 AC6 C_PEG_TXN0 C464 [email protected]/10V_4X PEG_TXN0
M_A_DM3 H22 M_DM3 M_DATA22 F20 M_A_DQ22 ONTARIO (2.0)
M_A_DM4 P23 M_DM4 M_DATA23 F21 M_A_DQ23 PEG_RXP1 AB4 P_GPP_RXP1
PART 2 OF 5
P_GPP_TXP1 AB3 C_PEG_TXP1 C477 [email protected]/10V_4X PEG_TXP1
M_A_DM5 V23 M_DM5 PEG_RXN1 AC4 P_GPP_RXN1 P_GPP_TXN1 AC3 C_PEG_TXN1 C476 [email protected]/10V_4X PEG_TXN1
M_A_DM6
AB20 M_DM6 M_DATA24 H21 M_A_DQ24
M_A_DM7
AA16 M_DM7 M_DATA25 H23 M_A_DQ25 PEG_RXP2 AA1 P_GPP_RXP2 P_GPP_TXP2 Y1 C_PEG_TXP2 C479 [email protected]/10V_4X PEG_TXP2
M_DATA26 K22 M_A_DQ26 PEG_RXN2 AA2 P_GPP_RXN2 P_GPP_TXN2 Y2 C_PEG_TXN2 C478 [email protected]/10V_4X PEG_TXN2
PCIE I/F
A16 M_DQS_H0 M_DATA27 K21 M_A_DQ27
(11,12) M_A_DQSP0 VDD_10
B16 M_DQS_L0 M_DATA28 G23 M_A_DQ28 PEG_RXP3 Y4 P_GPP_RXP3 P_GPP_TXP3 V3 C_PEG_TXP3 C481 [email protected]/10V_4X PEG_TXP3
(11,12) M_A_DQSN0
B B20 M_DQS_H1 M_DATA29 H20 M_A_DQ29 PEG_RXN3 Y3 P_GPP_RXN3 P_GPP_TXN3 V4 C_PEG_TXN3 C482 [email protected]/10V_4X PEG_TXN3 B
(11,12) M_A_DQSP1
A20 M_DQS_L1 M_DATA30 K20 M_A_DQ30
(11,12) M_A_DQSN1
E23 M_DQS_H2 M_DATA31 K23 M_A_DQ31 R321 2K/F_4 ON_ZVDD Y14 P_ZVDD_10 P_ZVSS AA14 ON_ZVSS R322 1.27K/F_4
(11,12) M_A_DQSP2
E22
MEMORY I/F
M_DQS_L2
(11,12) M_A_DQSN2
J22 M_DQS_H3 M_DATA32 N23 M_A_DQ32
(11,12) M_A_DQSP3
J23 M_DQS_L3 M_DATA33 P21 M_A_DQ33
(11,12) M_A_DQSN3
R22 M_DQS_H4 M_DATA34 T20 M_A_DQ34 (6) UMI_RXP0 AA12 P_UMI_RXP0 P_UMI_TXP0 AB12 UMI_TXP0_C C461 0.1U/10V_4X UMI_TXP0 (6)
(11,12) M_A_DQSP4
P22 M_DQS_L4 M_DATA35 T23 M_A_DQ35 (6) UMI_RXN0 Y12 P_UMI_RXN0 P_UMI_TXN0 AC12 UMI_TXN0_C C462 0.1U/10V_4X UMI_TXN0 (6)
(11,12) M_A_DQSN4
W22 M_DQS_H5 M_DATA36 M20 M_A_DQ36
(11,12) M_A_DQSP5
V22 M_DQS_L5 M_DATA37 P20 M_A_DQ37 (6) UMI_RXP1 AA10 P_UMI_RXP1 P_UMI_TXP1 AC11 UMI_TXP1_C C468 0.1U/10V_4X UMI_TXP1 (6)
(11,12) M_A_DQSN5
AC20 R23 M_A_DQ38 Y10 AB11 UMI_TXN1_C C469 0.1U/10V_4X
UMI I/F
M_DQS_H6 M_DATA38 (6) UMI_RXN1 P_UMI_RXN1 P_UMI_TXN1 UMI_TXN1 (6)
(11,12) M_A_DQSP6
AC21 M_DQS_L6 M_DATA39 T22 M_A_DQ39
(11,12) M_A_DQSN6
(11,12) M_A_DQSP7 AB16 M_DQS_H7 (6) UMI_RXP2 AB10 P_UMI_RXP2 P_UMI_TXP2 AA8 UMI_TXP2_C C466 0.1U/10V_4X UMI_TXP2 (6)
AC16 M_DQS_L7 M_DATA40 V20 M_A_DQ40 (6) UMI_RXN2 AC10 P_UMI_RXN2 P_UMI_TXN2 Y8 UMI_TXN2_C C467 0.1U/10V_4X UMI_TXN2 (6)
(11,12) M_A_DQSN7
M_DATA41 V21 M_A_DQ41
M17 M_CLK_H0 M_DATA42 Y23 M_A_DQ42 (6) UMI_RXP3 AC7 P_UMI_RXP3 P_UMI_TXP3 AB8 UMI_TXP3_C C471 0.1U/10V_4X UMI_TXP3 (6)
(12) M_A_CLKP0
M16 M_CLK_L0 M_DATA43 Y22 M_A_DQ43 (6) UMI_RXN3 AB7 P_UMI_RXN3 P_UMI_TXN3 AC8 UMI_TXN3_C C472 0.1U/10V_4X UMI_TXN3 (6)
(12) M_A_CLKN0
M19 M_CLK_H1 M_DATA44 T21 M_A_DQ44
(12) M_A_CLKP1
M18 M_CLK_L1 M_DATA45 U23 M_A_DQ45 Ontario APU
(12) M_A_CLKN1
N18 M_CLK_H2 M_DATA46 W23 M_A_DQ46
(11) M_A_CLKP2
N19 M_CLK_L2 M_DATA47 Y21 M_A_DQ47
(11) M_A_CLKN2
(11) M_A_CLKP3 L18 M_CLK_H3
(11) M_A_CLKN3 L17 M_CLK_L3 M_DATA48 Y20 M_A_DQ48
M_DATA49 AB22 M_A_DQ49
(11,12) M_A_RST# L23 M_RESET_L M_DATA50 AC19 M_A_DQ50
(11,12) M_A_EVENT# N17 M_EVENT_L M_DATA51 AA18 M_A_DQ51
M_DATA52 AA23 M_A_DQ52
M_DATA53 AA20 M_A_DQ53
(11,12) M_A_CKE0 F15 M_CKE0 M_DATA54 AB19 M_A_DQ54
(11,12) M_A_CKE1 E15 M_CKE1 M_DATA55 Y18 M_A_DQ55
M_DATA56 AC17 M_A_DQ56
M_DATA57 Y16 M_A_DQ57 +1.5VSUS
(12) M_A_ODT0 W19 M0_ODT0 M_DATA58 AB14 M_A_DQ58
(12) M_A_ODT1 V15 M0_ODT1 M_DATA59 AC14 M_A_DQ59
(11) M_A_ODT2 U19 M1_ODT0 M_DATA60 AC18 M_A_DQ60
W15 M1_ODT1 M_DATA61 AB18 M_A_DQ61 +M_VREF R341
(11) M_A_ODT3
C
M_DATA62 AB15 M_A_DQ62 1K/F_4 C
(12) M_A_CS#0 T17 M0_CS_L0 M_DATA63 AC15 M_A_DQ63
(12) M_A_CS#1 W16 M0_CS_L1
(11) M_A_CS#2 U17 M1_CS_L0
(11) M_A_CS#3 V16 M1_CS_L1 M_VREF M23 +M_VREF
U18 M_RAS_L R337 C486
(11,12) M_A_RAS#
(11,12) M_A_CAS# V19 M_CAS_L 1K/F_4 470P/50V_4X
V17 M_WE_L M_ZVDDIO_MEM_S M22 39.2/F_4 R346 +1.5VSUS
(11,12) M_A_WE#
Ontario APU
+1.5VSUS R397 2.2K_4
2
+1.5VSUS R398 1K/F_4 Q26
MMBT3904-7-F_200MA
M_A_EVENT# 1 3 R416 0_4
APU_MEMHOT# (8)
D D
Quanta Computer Inc.
PROJECT : BLE/BLED
Size Document Number Rev
1A
Ontario MEM&PCIE I/F(1/3)
Date: Friday, December 03, 2010 Sheet 3 of 41
1 2 3 4 5 6 7 8
1
CNTR_VREF
+1.8V
CNTR_VREF +3V
04
U15B
*[email protected]/10V_4X ANALOG/DISPLAY/MISC R349
INT_HDMITX2P PEG_HDMI_TXDP2 A8 H3 R358 150/F_4 R366 20K/F_4
GND
(20) INT_HDMITX2P TDP1_TXP0 DP_ZVSS
2
(20) INT_HDMITX2N INT_HDMITX2N *[email protected]/10V_4X C507 PEG_HDMI_TXDN2 B8 TDP1_TXN0 R361 1K/F_4
C508 DP_BLON G2 R376 *IV@0_4 INT_LVDS_BLON (22) *0_4
DP MISC
(20) INT_HDMITX1P INT_HDMITX1P *[email protected]/10V_4X PEG_HDMI_TXDP1 B9 TDP1_TXP1 DP_DIGON H2 R367 *IV@0_4 INT_LVDS_DIGON (22) LDTRST_R 1 3 APU_LDT_RST_HTPA#
(6) APU_LDT_RST#
(20) INT_HDMITX1N INT_HDMITX1N *[email protected]/10V_4X C497 PEG_HDMI_TXDN1 A9 TDP1_TXN1 DP_VARY_BL H1 R351 *IV@0_4 INT_DPST_PWM (22) Q21 R352
DISPLAYPORT 1
C498 BSS138_NL_0.22MA 34.8K/F_4
(20) INT_HDMITX0P INT_HDMITX0P *[email protected]/10V_4X PEG_HDMI_TXDP0 D10 TDP1_TXP2 C488
1
(20) INT_HDMITX0N INT_HDMITX0N *[email protected]/10V_4X C509 PEG_HDMI_TXDN0 C10 TDP1_TXN2 TDP1_AUXP B2 HDMI_AUXP R402 *IV@0_4 INT_HDMI_DDCCLK (20) G1 0.1U/10V_4X
C510 TDP1_AUXN C2 HDMI_AUXN R401 *IV@0_4 INT_HDMI_DDCDATA (20) *SHORT_ PAD1
(20) INT_HDMICLK+ INT_HDMICLK+_R *[email protected]/10V_4X PEG_HDMI_TXCP A10 TDP1_TXP3
(20) INT_HDMICLK- INT_HDMICLK-_R *[email protected]/10V_4X C499 PEG_HDMI_TXCN B10 TDP1_TXN3 TDP1_HPD C1 INT_HDMI_HPD (20)
2
C500
(22) INT_LCD_TXLOUT2+ B5 LTDP0_TXP0 LTDP0_AUXP A3 INT_LCD_EDIDCLK INT_LCD_EDIDCLK (22) for debug only
(22) INT_LCD_TXLOUT2- A5 LTDP0_TXN0 LTDP0_AUXN B3 INT_LCD_EDIDDATA INT_LCD_EDIDDATA (22)
(22) INT_LCD_TXLOUT1+ D6 LTDP0_TXP1 LTDP0_HPD D3 DP0_HPD T54
(22) INT_LCD_TXLOUT1- C6 LTDP0_TXN1
DISPLAYPORT 0
DAC_RED C12 INT_CRT_R1 R379 *IV@0_4 INT_CRT_RED
(22) INT_LCD_TXLOUT0+
(22) INT_LCD_TXLOUT0-
A6
B6
LTDP0_TXP2
LTDP0_TXN2
DAC_REDB
DAC_GREEN
D13
A12 INT_CRT_G1 R380 *IV@0_4 INT_CRT_GRE
◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo