Service Manuals, User Guides, Schematic Diagrams or docs for : Tektronix 318-338-logic-analyzer
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download 318-338-logic-analyzer documenatation <<
Text preview - extract from the document
TM 11-6625-3145-14
TECHNICAL MANUAL
OPERATOR'S, ORGANIZATIONAL, DIRECT SUPPORT,
AND GENERAL SUPPORT MAINTENANCE MANUAL
LOGIC ANALYZER
TEKTRONIX MODELS 318/338
HEADQUARTERS, DEPARTMENT OF THE ARMY
12 SEPTEMBER 1985
TM 11-6625-3145-14
5 SAFETY STEPS TO FOLLOW IF SOMEONE IS THE VICTIM OF ELECTRICAL SHOCK
1 DO NOT TRY TO PULL OR GRAB THE INDIVIDUAL
2 IF POSSIBLE, TURN OFF THE ELECTRICAL POWER
3 IF YOU CANNOT TURN OFF THE ELECTRICAL POWER, PULL, PUSH, OR LIFT THE
PERSON TO SAFETY USING A DRY WOODEN POLE OR A DRY ROPE OR SOME OTHER
INSULATING MATERIAL
4 SEND FOR HELP AS SOON AS POSSIBLE
AFTER THE INJURED PERSON IS FREE OF CONTACT WITH THE SOURCE OF
5 ELECTRICAL SHOCK, MOVE THE PERSON A SHORT DISTANCE AWAY AND
IMMEDIATELY START ARTIFICIAL RESUSCITATION
A
WARNING
WARNING
THE FOLLOWING SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED
PERSONNEL ONLY. TO AVOID PERSONAL INJURY, DO NOT PERFORM ANY
SERVICING OTHER THAN THAT CONTAINED IN OPERATING INSTRUCTIONS
UNLESS YOU ARE QUALIFIED TO DO SO.
Copyright c 1984 Tektronix, Inc. All rights reserved. Contents of this publication
may not be reproduced in any form without the written permission of Tektronix, Inc.
Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign
patents and/or pending patents.
TEKTRONIX, TEK, SCOPE-MOBILE, and are registered trademarks of
Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.
Printed in U.S.A. Specification and price change privileges are reserved.
Tektronix, Inc.
Walker Road Industrial Park
P.O. Box 4600
Beaverton, Or. 97075
B
The commercial manuals cited in paragraph la contain copyright material reproduced by permission of the TEKTRONIX,
INC., BEAVERTON, OR 97075
TM 11-6625-3145-14
TECHNICAL MANUAL ) HEADQUARTERS
) DEPARTMENT OF THE ARMY
No. 11-6625-3145-14 ) Washington, DC, 12 September 1985
OPERATOR'S, ORGANIZATIONAL,
DIRECT SUPPORT, AND GENERAL SUPPORT
MAINTENANCE MANUAL
LOGIC ANALYZER
TEKTRONIX MODELS 318/338
REPORTING ERRORS AND RECOMMENDING IMPROVEMENTS
You can help improve this manual. If you find any mistakes, or if you know of a
way to improve the procedures, please let us know. Mail your letter, DA Form 2028
(Recommended Change to Publications and Blank Forms), or DA Form 2028-2
located in the back of this manual direct to: Commander, US Army
Communications-Electronics Command and Fort Monmouth, ATTN: AMSEL-ME-
MP, Fort Monmouth, NJ 07703-5007.
In either case, a reply will be furnished direct to you.
i
TM 11-6625-3145-14
TABLE OF CONTENTS
Section Page
0 INTRODUCTION
0-1 Scope .................................................................................................................................... 0-1
0-2 Consolidated Index of Army Publications and Blank Forms ................................................. 0-1
0-3 Maintenance Forms, Records and Reports .......................................................................... 0-1
0-4 Reporting Equipment Improvement Recommendations (EIR) .............................................. 0-1
0-5 Administrative Storage .......................................................................................................... 0-1
0-6 Destruction of Army Electronics Material .............................................................................. 0-1
ii
TM 11-6625-3145-14
MANUAL REVISION STATUS
PRODUCT: 318/338 Logic Analyzer Service Manual
This manual supports the following versions of this product: All
REV DATE DESCRIPTION
JAN 1984 Original Issue
NOV 1984 Revised Printing: Pages-X1, 1-3, 5-2,-15,-49,-50 and -51, Tab-Fig. 4 Accessories page, Fig. 9-11,
Electrical Parts List, Diagrams < 5>and <6>
iii/(iv blank)
TM 11-6625-3145-14
TABLE OF CONTENTS
Page
LIST OF ILLUSTRATIONS........................................................................................................................................... xv
LIST OF TABLES ......................................................................................................................................................... xix
OPERATOR'S SAFETY SUMMARY............................................................................................................................ xxi
SERVICE SAFETY SUMMARY ................................................................................................................................... xxiii
Section 1 INTRODUCTION AND SPECIFICATIONS
INTRODUCTION ................................................................................................................................... 1-1
DESCRIPTION ...................................................................................................................................... 1-1
MODES OF OPERATION ..................................................................................................................... 1-1
CONFIGURATIONS .............................................................................................................................. 1-2
RELATED DOCUMENTS...................................................................................................................... 1-2
STANDARD AND OPTIONAL ACCESSORIES .................................................................................... 1-3
Standard Accessories ................................................................................................................... 1-3
Options .......................................................................................................................................... 1-3
Optional Accessories..................................................................................................................... 1-3
SPECIFICATIONS................................................................................................................................. 1-4
Section 2 OPTIONS
Section 3 OPERATING INSTRUCTIONS
INTRODUCTION ................................................................................................................................... 3-1
INSTALLATION ..................................................................................................................................... 3-1
Power Requirements..................................................................................................................... 3-1
Power Cord.................................................................................................................................... 3-1
MENU CHARACTERISTICS ................................................................................................................. 3-2
Power-Up Configuration Display ................................................................................................... 3-2
Menus and Submenus .................................................................................................................. 3-2
Menu Default Displays................................................................................................................... 3-2
Menu Fields and the Edit Cursor................................................................................................... 3-2
Error Message and Acquisition Status Readout............................................................................ 3-3
Major Mode Selection Field........................................................................................................... 3-3
Inputs During Acquisition............................................................................................................... 3-3
MENU FUNCTIONS .............................................................................................................................. 3-3
Setup Menu ................................................................................................................................... 3-3
Threshold Menu ............................................................................................................................ 3-3
Trigger Menu ................................................................................................................................. 3-4
State Table Menu .......................................................................................................................... 3-4
Timing Diagram Menu (Parallel Only) ........................................................................................... 3-4
Character Menu (Serial Only) (318S1/338S1)............................................................................... 3-4
Remote (RMT) Menu (318S1/338S1) ........................................................................................... 3-4
Non-Volatile (NVM) Menu (318S1/338S1) .................................................................................... 3-4
v
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 3 OPERATING INSTRUCTIONS (cont.)
DIAGNOSTICS....................................................................................................................................... 3-5
Power-Up Self Test ........................................................................................................................ 3-5
Diagnostics Menu ........................................................................................................................... 3-6
User-Changeable Fields for Each Test's Display........................................................................... 3-6
Diagnostic Test Descriptions.......................................................................................................... 3-8
KBD Test ................................................................................................................................ 3-8
CRT Test ................................................................................................................................ 3-8
CLK Test .............................................................................................................................. 3-10
WR Test ............................................................................................................................... 3-10
ACQ Test.............................................................................................................................. 3-11
SQRAM Test ........................................................................................................................ 3-11
N&DLY Test ......................................................................................................................... 3-12
SEQ Test.............................................................................................................................. 3-12
THRSH Test ......................................................................................................................... 3-13
External Clock Probe Compensation ................................................................................... 3-13
P6107 Probe Assignment and Compensation for the
318S1 and 338S1 ........................................................................................................ 3-14
SER Test .............................................................................................................................. 3-15
RMT Test ............................................................................................................................. 3-16
NVM Test ............................................................................................................................. 3-17
Section 4 THEORY OF OPERATION
SECTION ORGANIZATION ................................................................................................................... 4-1
DIGITAL LOGIC CONVENTIONS .......................................................................................................... 4-1
GENERAL SYSTEM DESCRIPTION ..................................................................................................... 4-1
Acquisition Module.................................................................................................................................. 4-2
Parallel Data Inputs (A01 AND A02) .............................................................................................. 4-2
P6451 Parallel Data Probe..................................................................................................... 4-2
P6107 External Clock Probe .................................................................................................. 4-2
Data Buffers, Delay Lines, and First Lactches ....................................................................... 4-3
External Clock Circuit ............................................................................................................. 4-3
Clock Selector ........................................................................................................................ 4-3
Word Recognizer ................................................................................................................... 4-3
Threshold Circuit .................................................................................................................... 4-3
Acquisition Control Board (A03) ............................................................................................................. 4-3
Qualifier Selector.................................................................................................................... 4-3
Strobe Generator.................................................................................................................... 4-3
Trigger Sequencer.................................................................................................................. 4-3
Event/Delay Counter .............................................................................................................. 4-3
Acquisition Memory Board (A04).................................................................................................... 4-3
100 MHz Oscillator ................................................................................................................. 4-3
Sampled Data RAM and Glitch RAM ..................................................................................... 4-3
Acquisition Address Counter and Carry Flag F-F................................................................... 4-3
Output Multiplexer .................................................................................................................. 4-3
v
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 4 THEORY OF OPERATION (cont.)
Mainframe............................................................................................................................................... 4-4
ROM/Threshold Board (A05).......................................................................................................... 4-4
ROM ....................................................................................................................................... 4-4
Threshold Circuit .................................................................................................................... 4-4
MPU/Display Board (A06) .............................................................................................................. 4-4
Microprocessor....................................................................................................................... 4-4
RAMs...................................................................................................................................... 4-4
Display Controller and Character ROM.................................................................................. 4-4
Bus Buffer............................................................................................................................... 4-4
Key Control Logic ................................................................................................................... 4-4
Mother Board (A08)........................................................................................................................ 4-4
Keyboard (A09) .............................................................................................................................. 4-4
CRT Board (A10)............................................................................................................................ 4-4
CRT ....................................................................................................................................... 4-4
CRT Circuit............................................................................................................................. 4-4
Power Supply (A11 AND A12)........................................................................................................ 4-5
Left-Side Panel ............................................................................................................................... 4-5
318S1/338S1 (A07)........................................................................................................................ 4-5
Serial Input Comparator ......................................................................................................... 4-5
Serial I/O Controller................................................................................................................ 4-5
DETAILED CIRCUIT DESCRIPTIONS FOR THE 318 .......................................................................... 4-5
318 A01 Input A Board <1> <2> A02 Input B Board <3> <4>............................................................... 4-5
Overview ....................................................................................................................................... 4-5
Address Decoder <2> .................................................................................................................... 4-6
External Clock Input <4> ................................................................................................................ 4-6
External Clock Comparator <4> ..................................................................................................... 4-6
Clock Selector <4> ......................................................................................................................... 4-6
Glitch Control <2> <3> <4> ............................................................................................................ 4-7
Pipeline Register <1> <3>.............................................................................................................. 4-7
Word Recognizer <1> <2> <3> ...................................................................................................... 4-7
Data Threshold Buffer <4> ............................................................................................................. 4-7
Probe Compensation <4> .............................................................................................................. 4-8
318 A03 ACQ Control Board <5> <6> <7>............................................................................................. 4-8
I/O Address Decoder <6>............................................................................................................. 4-10
Qualify/SQRAM Data Register <5>.............................................................................................. 4-11
Qualify Logic <5> <6> .................................................................................................................. 4-12
START/STOP Logic <6> .............................................................................................................. 4-12
Trigger Qualify Flip-Flop <6>........................................................................................................ 4-12
Retiming Clock <6> ...................................................................................................................... 4-12
Clock Qualify Flip-Flop <6> .......................................................................................................... 4-12
Strobe Generator <6>................................................................................................................... 4-12
External or Glitch Trigger Circuit <7> ........................................................................................... 4-13
Retiming Flip-Flop <6> ................................................................................................................. 4-13
Address Buffer <7> ...................................................................................................................... 4-14
Trigger Sequencer RAM <7> ....................................................................................................... 4-14
vii
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 4 THEORY OF OPERATION (cont.)
Trigger Sequencer Flag <7> ........................................................................................................ 4-14
N Flag Circuit........................................................................................................................ 4-14
TRIG'D Flag Circuit .............................................................................................................. 4-15
SUCCEED Flag Circuit......................................................................................................... 4-15
STOP Flag Circuit ................................................................................................................ 4-15
SQRAM Data/Word Recognizer Data Multiplexer <7>................................................................. 4-15
LSI-A A03U158 <7> ..................................................................................................................... 4-15
Address Decoder.................................................................................................................. 4-15
N Register ............................................................................................................................ 4-16
DL Register .......................................................................................................................... 4-16
Mask Register ...................................................................................................................... 4-16
Event/Delay Counter ............................................................................................................ 4-16
ACQ Status Logic................................................................................................................. 4-16
318 A04 ACQ Memory Board <8> <9>................................................................................................. 4-17
Acquisition Memory and ACQ Address Counter <8> ................................................................... 4-17
Chip Select Latch ................................................................................................................. 4-17
Acquisition Memory .............................................................................................................. 4-18
ACQ Address Counter and Carry Latch............................................................................... 4-18
Timebase and MPU Bus Interface <9> ........................................................................................ 4-19
TTL-to-ECL Translator ......................................................................................................... 4-19
Address Decoder.................................................................................................................. 4-19
Oscillator .............................................................................................................................. 4-19
Divider, Timer, and Slow Clock Detector ............................................................................. 4-19
INTCLK Buffer ...................................................................................................................... 4-19
Data Selector........................................................................................................................ 4-19
ECL-to-TTL Translator and TTL Bus Buffer ......................................................................... 4-19
Full Valid Flag Latch............................................................................................................. 4-20
LSI-B (A04U 140) ................................................................................................................. 4-20
318/338 A05 ROM/Threshold Board --<10>......................................................................................... 4-24
ROM Circuitry ............................................................................................................................... 4-24
Threshold Circuit .......................................................................................................................... 4-25
D/A Converter....................................................................................................................... 4-25
Analog Switches................................................................................................................... 4-25
318/338 A06 MPU/Display Board <11>................................................................................................ 4-27
MPU ..................................................................................................................................... 4-27
RAM ..................................................................................................................................... 4-27
Bus Drivers ................................................................................................................................... 4-27
Keyboard and Keyboard Controller .............................................................................................. 4-27
Interrupt Gates ............................................................................................................................. 4-27
Display Controller ......................................................................................................................... 4-27
318/338 A07 Serial, Non-Volatile Memory, RS-232C <17> <18> ........................................................ 4-30
Serial Input <17> .......................................................................................................................... 4-30
Input Comparator ................................................................................................................. 4-30
Offset Adjust......................................................................................................................... 4-30
Clock-Level Translator . ....................................................................................................... 4-30
viii
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 4 THEORY OF OPERATION (cont.)
Non-Volatile Memory <17>........................................................................................................... 4-30
Threshold Voltage Detector.................................................................................................. 4-30
Chip Select Controller .......................................................................................................... 4-30
Battery Switch....................................................................................................................... 4-31
Battery Voltage Checker ...................................................................................................... 4-31
Random Access Memory ..................................................................................................... 4-31
Serial Data Acquisition <18> ........................................................................................................ 4-32
Data Bus Buffer .................................................................................................................... 4-32
I/O Selector .......................................................................................................................... 4-32
Baud-Rate Selector .............................................................................................................. 4-32
External Trigger Latch and Data Polarity ............................................................................. 4-33
Serial I/O Controller.............................................................................................................. 4-33
RS-232 Control <18>.................................................................................................................... 4-34
Baud-Rate Selector .............................................................................................................. 4-34
Level Converter .................................................................................................................... 4-34
Serial I/O Controller.............................................................................................................. 4-34
318/338 A10 CRT Board <14> ............................................................................................................. 4-35
Z-Axis Amplifier ............................................................................................................................ 4-35
Horizontal Sweep Generator ........................................................................................................ 4-36
Vertical Sweep Generator ............................................................................................................ 4-37
318/338 A11 Power Supply <15> <16>................................................................................................ 4-37
Line Input <15>............................................................................................................................. 4-37
Inverter Start Network <15> ......................................................................................................... 4-38
Inverter Control <16>.................................................................................................................... 4-39
Regulator.............................................................................................................................. 4-39
Dead Time Controller ........................................................................................................... 4-39
Over/Under Voltage Protection <16> ........................................................................................... 4-39
Low Voltage Rectifiers and Regulators <16> ............................................................................... 4-39
+12 Volt and -12 Volt Supplies............................................................................................. 4-39
-3.3 Volt Supply .................................................................................................................... 4-39
+5 Volt Supply ...................................................................................................................... 4-40
Fan Circuit and Fan <16>............................................................................................................. 4-40
DETAILED CIRCUIT DESCRIPTIONS FOR THE 338 ........................................................................ 4-40
338A01 Input A Board <19> <20> A02lnputBBoard <21> <22> ......................................................... 4-40
Overview ..................................................................................................................................... 4-40
Address Decoder <20> ................................................................................................................ 4-40
Glitch Control (CH 0-7) <21>........................................................................................................ 4-41
Word Recognizer <19> <21> ...................................................................................................... 4-42
Threshold Buffer <22>.................................................................................................................. 4-42
Probe Compensation <21> <22> ................................................................................................. 4-42
338 A03 ACQ Control Board <5> <6> <7>........................................................................................... 4-42
I/O Address Decoder <6>............................................................................................................. 4-44
Qualify/SQRAM Data Register <5>.............................................................................................. 4-45
Qualify Logic <5>.......................................................................................................................... 4-46
ix
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 4 THEORY OF OPERATION (cont.)
START/STOP Logic <6> .............................................................................................................. 4-46
Trigger Qualify Flip-Flop <6>........................................................................................................ 4-46
Retiming Clock <6> ...................................................................................................................... 4-46
Clock Qualify Flip-Flop <6> .......................................................................................................... 4-46
Strobe Generator <6>................................................................................................................... 4-47
External or Glitch Trigger Circuit <7> ........................................................................................... 4-47
Retiming Flip-Flop <6> ................................................................................................................. 4-47
Address Buffer <7> ...................................................................................................................... 4-48
Trigger Sequencer RAM <7> ....................................................................................................... 4-48
Trigger Sequencer Flag <7> ........................................................................................................ 4-48
N Flag Circuit........................................................................................................................ 4-49
TRIG'D Flag Circuit .............................................................................................................. 4-49
SUCCEED Flag Circuit......................................................................................................... 4-49
STOP Flag Circuit ................................................................................................................ 4-49
SQRAM, Data/Word Recognizer, Data Multiplexer <7>............................................................... 4-49
LSI A A03U158 <7>...................................................................................................................... 4-49
Address Decoder.................................................................................................................. 4-50
N Register ............................................................................................................................ 4-50
DL Register .......................................................................................................................... 4-50
Mask Register ...................................................................................................................... 4-50
Event/Delay Counter ............................................................................................................ 4-50
ACQ Status Logic................................................................................................................. 4-50
338 A04 ACQ Memory Board <8> <9>................................................................................................. 4-52
Acquisition Memory and ACQ Address Counter <8> ................................................................... 4-52
Chip Select Latch ................................................................................................................. 4-52
Acquisition Memory .............................................................................................................. 4-52
ACQ Address Counter and Carry Latch............................................................................... 4-53
Timebase and MPU Bus Interface <9> ........................................................................................ 4-53
TTL-to-ECL Translator ......................................................................................................... 4-53
Address Decoder.................................................................................................................. 4-53
Oscillator .............................................................................................................................. 4-53
Divider, Timer, and Slow Clock Detector ............................................................................. 4-53
INTCLK Buffer ...................................................................................................................... 4-53
Data Selector........................................................................................................................ 4-53
ECL-to-TTL Translator and TTL Bus Buffer ......................................................................... 4-55
Full Valid Flag Latch............................................................................................................. 4-55
LSI-B A04U140 .................................................................................................................... 4-55
x
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 5 VERIFICATION AND ADJUSTMENT PROCEDURES
INTRODUCTION .................................................................................................................................... 5-1
318/338 MULTI-PROBE TEST FIXTURE .............................................................................................. 5-1
TEST SETUP INFORMATION ............................................................................................................... 5-4
Suggested Test Instruments .......................................................................................................... 5-4
FUNCTIONAL CHECK PROCEDURES FOR THE 318......................................................................... 5-6
Index of Functional Checks ............................................................................................................ 5-7
Mainframe and Parallel Analyzer.................................................................................................... 5-7
Check 1. Power-up Diagnostics ............................................................................................ 5-7
Check 2. Keyboard................................................................................................................ 5-7
Check 3. CRT........................................................................................................................ 5-8
Check 4. Threshold Voltage .................................................................................................. 5-9
Check 5. Parallel Data Acquisition with Test Output........................................................... 5-11
Check 6. Glitch Data Acquisition with Test Output.............................................................. 5-18
Check 7. Serial State Analyzer Check for the 318 .............................................................. 5-19
ADJUSTMENT PROCEDURES FOR THE 318 ................................................................................... 5-22
Introduction................................................................................................................................... 5-22
Index of Adjustment Steps ........................................................................................................... 5-23
Mainframe .................................................................................................................................... 5-23
Parallel Analyzer........................................................................................................................... 5-27
Serial State Analyzer.................................................................................................................... 5-39
PERFORMANCE CHECK FOR THE 318 ............................................................................................ 5-43
Index of Performance Checks ...................................................................................................... 5-43
The Performance Checks ............................................................................................................ 5-43
Test 1. Threshold Voltages ................................................................................................. 5-43
Test 2. Parallel Data Acquisition Word Recognition and Trigger
Sequencer Check with External Clock Minimum Period ...................................................... 5-47
Test 3. Glitch Data Acquisition and Glitch Trigger .............................................................. 5-55
Test 4. Start Output and Trigger Output Test...................................................................... 5-58
Test 5. External Trigger Input Test...................................................................................... 5-59
Test 6. Serial State Analyzer (318S1)................................................................................. 5-60
FUNCTIONAL CHECK PROCEDURES FOR THE 318....................................................................... 5-63
Index of Functional Checks .......................................................................................................... 5-63
Mainframe and Parallel Analyzer.................................................................................................. 5-64
Check 1. Power-up Diagnostics .......................................................................................... 5-64
Check 2. Keyboard.............................................................................................................. 5-64
Check 3. Crt ........................................................................................................................ 5-64
Check 4. Threshold Voltage ................................................................................................ 5-66
Check 5. Parallel Analyzer Check with Test Output............................................................ 5-67
Check 6. Glitch Data Acquisition Using Test Output........................................................... 5-74
Check 7. Serial State Analyzer Check for the 338S1.......................................................... 5-75
ADJUSTMENT PROCEDURES FOR THE 338 ................................................................................... 5-77
Introduction................................................................................................................................... 5-77
Index of Adjustment Steps ........................................................................................................... 5-78
xi
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 5 VERIFICATION AND ADJUSTMENT PROCEDURES (cont.)
Mainframe .................................................................................................................................... 5-79
1. Adjust Power Supplies .................................................................................................... 5-79
2. Adjust CRT Circuit........................................................................................................... 5-81
3. Adjust Threshold Voltages on the A05 ROM Board....................................................... 5-82
Parallel Analyzer........................................................................................................................... 5-84
4. Adjust Threshold Voltages on the A02 Input-B Board.................................................... 5-84
5. Probe Compensation for the P6107 External Clock Probe ............................................. 5-86
6. Adjust Ext Clk and Ext Clk Delay ............................................................................. 5-87
7. Adjust delay of RET CLK, WE, ADRS CLK and TRIG CLK ............................................ 5-89
Serial State Analyzer.................................................................................................................... 5-93
8. Adjust Threshold Voltages on the A07 Board ................................................................. 5-93
9. Adjust Input Capacitance and Serial Data Probe Compensation.................................... 5-95
10. Adjust Non-Volatile Memory Battery Backup Threshold ............................................... 5-98
PERFORMANCE CHECK FOR THE 338 ........................................................................................... 5-98
Index of Performance Checks ...................................................................................................... 5-98
Test 1 - Threshold Voltages ......................................................................................................... 5-99
Setup .................................................................................................................................... 5-99
Threshold Level TTL .......................................................................................................... 5-101
Threshold Levels V1, V2, and V3....................................................................................... 5-101
Test 2 - Parallel Data Acquisition, Word Recognition, and Trigger
Sequencer Checks with External Clock Minimum Period .......................................................... 5-102
Test 3 - Glitch Data Acquisition and Glitch Trigger .................................................................... 5-111
Setup .................................................................................................................................. 5-112
Negative Glitch ................................................................................................................... 5-114
Test 4 - Start Output and Trigger Output.................................................................................... 5-114
Test 5 - External Trigger Input.................................................................................................... 5-116
Test 6 - Serial State Analyzer (338S1)....................................................................................... 5-117
Section 6 MAINTENANCE: GENERAL INFORMATION
TROUBLESHOOTING TREES .............................................................................................................. 6-1
TEST EQUIPMENT REQUIRED FOR MAINTENANCE ........................................................................ 6-1
TOOLS REQUIRED FOR MAINTENANCE ........................................................................................... 6-1
MAINTENANCE PRECAUTIONS .......................................................................................................... 6-1
Soldering ........................................................................................................................................ 6-1
Light-Emitting Diodes (LEDs) ......................................................................................................... 6-2
Static Precautions........................................................................................................................... 6-2
Lithium Battery Replacement ......................................................................................................... 6-3
PREVENTIVE MAINTENANCE.............................................................................................................. 6-3
Exterior Cleaning ............................................................................................................................ 6-3
Interior Cleaning ............................................................................................................................. 6-4
Cleaning Guidelines ....................................................................................................................... 6-4
Inspection ....................................................................................................................................... 6-4
xii
TM 11-6625-3145-14
TABLE OF CONTENTS (cont.)
Section 6 MAINTENANCE: GENERAL INFORMATION (cont.)
CORRECTIVE MAINTENANCE............................................................................................................. 6-5
Obtaining Replacements ................................................................................................................ 6-5
Acquisition Boards and Probes ...................................................................................................... 6-5
Repairing Multi-Conductor Connectors .......................................................................................... 6-5
Circuit Board Pin Replacement ...................................................................................................... 6-6
DISASSEMBLY/INSTALLATION PROCEDURES ................................................................................. 6-7
General Disassembly Precautions ................................................................................................. 6-7
Circuit Board Locations .................................................................................................................. 6-7
Component Locations .................................................................................................................... 6-7
Removing and Replacement Instructions....................................................................................... 6-8
Removing the Cabinet............................................................................................................ 6-9
Removing the Front Panel...................................................................................................... 6-9
Removing the Keyboard....................................................................................................... 6-10
Removing the Power Supply Circuit Boards ........................................................................ 6-10
Removing the CRT Circuit Board......................................................................................... 6-12
Removing the Cathode-Ray Tube (CRT)............................................................................. 6-12
Section 7 MAINTENANCE: TROUBLESHOOTING
318 DIAGNOSTIC TEST DESCRIPTIONS ............................................................................................ 7-1
Index of 318 Diagnostic Test Descriptions ..................................................................................... 7-1
318 Diagnostic Test Common Signal Paths................................................................................... 7-1
Mainframe ...................................................................................................................................... 7-3
1. Keyboard Test ................................................................................................................... 7-3
2. CRT Test ........................................................................................................................... 7-4
3. Jump Table ROM Test ...................................................................................................... 7-6
4. Display RAM Test.............................................................................................................. 7-7
5. System RAM Test ............................................................................................................. 7-8
6. ROM Test .......................................................................................................................... 7-9
Parallel Analyzer........................................................................................................................... 7-11
7. Clock Test ....................................................................................................................... 7-11
8. Word Recognizer Test .................................................................................................... 7-13
9. Acquisition RAM Test ...................................................................................................... 7-17
10. Sequence RAM Test ..................................................................................................... 7-20
11. N & Delay Test .............................................................................................................. 7-23
12. Threshold Test .............................................................................................................. 7-26
13. SEQ ◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo