Service Manuals, User Guides, Schematic Diagrams or docs for : asus ASUS_F80S_F81S_-_REV_1.1
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download ASUS_F80S_F81S_-_REV_1.1 documenatation <<
Text preview - extract from the document
5 4 3 2 1
F80S SCHEMATIC Revision R1.1 ThermalPage5
BLOCK DIAGRAM CPU
MEROMPage2,3
D
LCD Clock GEN
D
Page17 Page6
FSB 800
LVDS
ATI M82-M
RGB Page43~49 PCIE 16X North 533/667 Mhz DDR2 SO-DIMM1
CRT Bridge Page12
Page16
HDMI SiS 671DX
TMDS Page6~11 DDR2 SO-DIMM2
Page18 Page13
TPM MuTIOL 1G
Page40
C C
LPC South PATA ODD
Debug CON Bridge Page32
Page19
SiS 968 SATA HDD
EC Page20~24 Page32
ITE8752
Page30
USB CCD
Page17
PHY PCIE
SPI ROM LED AZALIA New Card Blue Tooth
Page29
B Page30 Page34 Page38 B
KB/TOUCH PAD Mini Card Finger Printer
Page38
Page31,38 Audio Codec W-LAN Page19
ALC660D USB2.0 *3
RealTek Page33
Page26
RLT8201CL-10/100
Page35
Card Reader 4in1
Amp AU-6371 Card Reader
SPK OUT MIC IN MDC Page27
Page27
Page27 Page26
Page28 Page36
A A
RJ45/RJ11 Title : Block Diagram
Engineer: WM Chen
JACK Page36 ASUSTeK Computer INC
Size Project Name Rev
B 1.1
Date: Friday, February 15, 2008 Sheet 1 of 94
5 4 3 2 1
5 4 3 2 1
+VCCP_AGTL+ +VCCP
6 H_A#[16..3]
6 H_REQ#[4..0] +VCCP +VCCP 4,5,6,10,21,23,37,43,84
JP201
6 H_A#[35..17] +VCCP_AGTL+ +VCCP_AGTL+ 3
1 2
H_D#[0..63] 6
T203 SHORT_PIN
@
U201A 2.5A
H_A#3 J4 H1 H_ADS#
A[3]# ADS# H_ADS# 6
H_A#4 L5 E2 H_BNR# U201B
A[4]# BNR# H_BNR# 6
H_A#5 L4 G5 H_BPRI# H_D#0 E22 Y22 H_D#32
A[5]# BPRI# H_BPRI# 6 D[0]# D[32]#
H_A#6 K5 H_D#1 F24 AB24 H_D#33
H_A#7 A[6]# H_DEFER# H_D#2 D[1]# D[33]# H_D#34
M3 H5 H_DEFER# 6 E26 V24
D
H_A#8 A[7]# DEFER# H_DRDY# H_D#3 D[2]# D[34]# H_D#35 D
N2 F21 H_DRDY# 6 G22 V26
H_A#9 A[8]# DRDY# H_DBSY# H_D#4 D[3]# D[35]# H_D#36
J1 E1 H_DBSY# 6 F23 V23
H_A#10 A[9]# DBSY# H_D#5 D[4]# D[36]# H_D#37
N3 G25 T22
H_A#11 A[10]# H_BR0# R203 H_D#6 D[5]# D[37]# H_D#38
P5 F1 H_BR0# 6 E25 U25
H_A#12 A[11]# BR0# 56Ohm H_D#7 D[6]# D[38]# H_D#39
P2 E23 U23
H_A#13 A[12]# H_IERR# H_D#8 D[7]# D[39]# H_D#40
L2 A[13]# IERR# D20 +VCCP_AGTL+ K24 D[8]# D[40]# Y25
H_A#14 P4 B3 H_INIT# H_D#9 G24 W22 H_D#41
A[14]# INIT# H_INIT# 21 D[9]# D[41]#
H_A#15 P1 R208 @ H_D#10 J24 Y23 H_D#42
H_A#16 A[15]# H_LOCK# H_D#11 D[10]# D[42]# H_D#43
R1 A[16]# LOCK# H4 H_LOCK# 6 1 2 J23 D[11]# D[43]# W24
H_ADSTB#0 M1 56Ohm H_D#12 H22 W25 H_D#44
6 H_ADSTB#0 ADSTB[0]# D[12]# D[44]#
C1 H_CPURST# H_D#13 F26 AA23 H_D#45
RESET# H_CPURST# 6 D[13]# D[45]#
H_REQ#0 K3 F3 H_RS#0 H_D#14 K22 AA24 H_D#46
REQ[0]# RS[0]# H_RS#0 6 D[14]# D[46]#
H_REQ#1 H2 F4 H_RS#1 C202 H_D#15 H23 AB25 H_D#47
REQ[1]# RS[1]# H_RS#1 6 D[15]# D[47]#
H_REQ#2 K2 G3 H_RS#2 0.1UF/10V H_DSTBN#0 J26 Y26 H_DSTBN#2
REQ[2]# RS[2]# H_RS#2 6 6 H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 6
H_REQ#3 J3 G2 H_TRDY# X7R H_DSTBP#0 H26 AA26 H_DSTBP#2
REQ[3]# TRDY# H_TRDY# 6 6 H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 6
H_REQ#4 L1 @ H_DINV#0 H25 U22 H_DINV#2
REQ[4]# 6 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 6
G6 H_HIT#
HIT# H_HIT# 6
H_A#17 Y2 E4 H_HITM#
A[17]# HITM# H_HITM# 6
H_A#18 U5 GND H_D#16 N22 AE24 H_D#48
H_A#19 A[18]# H_D#17 D[16]# D[48]# H_D#49
R3 AD4 1 T207 K25 AD24 Layout Note:
H_A#20 A[19]# BPM[0]# HBPM1# H_D#18 D[17]# D[49]# H_D#50
W6 A[20]# BPM[1]# AD3 P26 D[18]# D[50]# AA21 Comp0,2 connect with Z0=27.4 ohm,
H_A#21 U4 AD1 1 T208 H_D#19 R23 AB22 H_D#51
H_A#22 A[21]# BPM[2]# T209 H_D#20 D[19]# D[51]# H_D#52
make trace length shorter than 0.5".
Y5 AC4 1 L23 AB21
H_A#23 U1
A[22]# BPM[3]#
AC2 1 T214 H_D#21 M24
D[20]# D[52]#
AC26 H_D#53 Comp1,3 connect with Z0=54.9 ohm,
H_A#24 A[23]# PRDY# H_PREQ# H_D#22 D[21]# D[53]# H_D#54 make trace length shorter than 0.5".
R4 AC1 L22 AD20
H_A#25 A[24]# PREQ# H_TCK H_D#23 D[22]# D[54]# H_D#55 Comp[3:0] at least 25 mils away from
T5 AC5 M23 AE22
H_A#26 A[25]# TCK H_TDI H_D#24 D[23]# D[55]# H_D#56
T3
A[26]# TDI
AA6 P25
D[24]# D[56]#
AF23 any other toggling signal.
H_A#27 W2 AB3 H_TDO H_D#25 P23 AC25 H_D#57 27.4 ohm connects with an ~18mil
H_A#28 A[27]# TDO H_TMS H_D#26 D[25]# D[57]# H_D#58
W5 AB5 P22 AE21
H_A#29 A[28]# TMS H_TRST# H_D#27 D[26]# D[58]# H_D#59 wide trace to comp0.
Y4 AB6 T24 AD21
H_A#30 A[29]# TRST# CPU_DBR# T202 +VCCP_AGTL+ H_D#28 D[27]# D[59]# H_D#60 54.9 ohm connect with 5mil-wide
U2 C20 1 R24 AC22
H_A#31 A[30]# DBR# TPC28T H_D#29 D[28]# D[60]# H_D#61 to comp1
V4 L25 AD23
H_A#32 A[31]# H_D#30 D[29]# D[61]# H_D#62
W3 T25 AF22
H_A#33 A[32]# H_D#31 D[30]# D[62]# H_D#63
AA4
A[33]# THERMAL N25
D[31]# D[63]#
AC23
H_A#34 AB2 R215 H_DSTBN#1 L26 AE25 H_DSTBN#3
A[34]# 6 H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 6
H_A#35 AA3 D21 H_PROCHOT_S# 1KOhm H_DSTBP#1 M26 AF24 H_DSTBP#3
A[35]# PROCHOT# H_PROCHOT_S# 31 6 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 6
H_ADSTB#1 V1 A24 CPU_THRM_DA 1% H_DINV#1 N24 AC20 H_DINV#3
6 H_ADSTB#1 ADSTB[1]# THRMDA CPU_THRM_DA 5 6 H_DINV#1 DINV[1]# DINV[3]# H_DINV#3 6
C B25 CPU_THRM_DC C
THRMDC CPU_THRM_DC 5
H_A20M# A6 GTL_REF AD26 R26 H_COMP0 R213 1 2 27.4Ohm 1%
21 H_A20M# A20M# GTLREF COMP[0]
H_FERR# A5 C7 PM_THRMTRIP# R220 2 1 1KOhm @ C23 MISC U26 H_COMP1 R207 1 2 54.9Ohm 1% GND
21 H_FERR# FERR# THERMTRIP# PM_THRMTRIP# 5,21 TEST1 COMP[1]
H_IGNNE# C4 R205 R221 2 1 51.1Ohm @ D25 AA1 H_COMP2 R216 1 2 27.4Ohm 1%
21 H_IGNNE# IGNNE# TEST2 COMP[2]
C201 T211 1 C24 Y1 H_COMP3 R206 1 2 54.9Ohm 1%
H_STPCLK# D5 0.1UF/10V 2KOhm C203 TEST3 COMP[3]
21 H_STPCLK# STPCLK# 1 2 0.1UF/10V @ AF26 TEST4
H_INTR C6 H CLK @ 1% T212 1 AF1 E5 H_DPRSTP#
21 H_INTR LINT0 TEST5 DPRSTP# H_DPRSTP# 21,80
H_NMI B4 A22 CLK_CPU_BCLK T213 1 A26 B5 H_DPSLP#
21 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 4 TEST6 DPSLP# H_DPSLP# 21
H_SMI# A3 A21 CLK_CPU_BCLK# D24 H_DPWR#
21 H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# 4 DPWR# H_DPWR# 6
GND CPU_BSEL0 B22 D6 H_PWRGD
4 CPU_BSEL0 BSEL[0] PWRGOOD
M4 CLK_CPU_BCLK 1 T205 GND GND CPU_BSEL1 B23 D7 H_CPUSLP#
RSVD1 T206 4 CPU_BSEL1 BSEL[1] SLP# H_CPUSLP# 21
N5 CLK_CPU_BCLK# 1 CPU_BSEL2 C21 AE6
RSVD2 4 CPU_BSEL2 BSEL[2] PSI#
T2 R219
RSVD3 SOCKET478B PM_PSI#
V3 RSVD4 <500 mil (55 Ohm) PM_PSI# 80 10OHM
B2 RSVD5 T/B trace 5.5
T215 C3
TPC28T RSVD6 Space 25
1 D2 RSVD7 1
@ D22 BCLK FSB BSEL2 BSEL1 BSEL0 T210
RSVD8 TPC28T
D3
RSVD9 GND
1 F6
RSVD10 133 533 L L H
T216 166 667 L H H
TPC28T 0829 SiS recommend
@ SOCKET478B 200 800
+VCCP_AGTL+
+VCCP_AGTL+
0829 SiS recommend
R0.4
Item 32 R232
+VCCP_AGTL+ 56Ohm
R230 @
1KOhm
1% @
HBPM1# R224 1 2 51Ohm 1% H_PWRGD 1 2 H_PWRGD_NB 6
D201 @ R231 0Ohm
B B
1 2 PWRLMT# 30,88
C204
RB751V-40 H_PREQ# R217 1 2 56Ohm 5% @ 0.1UF/10V
H_PROCHOT_S# X7R
R239 0Ohm
1 2 H_TDI R225 1 2 150Ohm 1%
H_PROCHOT_SB# 21
H_TDO R218 1 @ 2 54.9Ohm 1%
H_TMS R226 1 2 39Ohm 5%
3 R235 1 2 150Ohm 1% GND
D
@
Q201 CPU_DBR# R227 1 2 150Ohm 1%
11 +3VS
@
THRO_CPU 30
G 2N7002
S 2
H_TCK R228 1 2 27.4Ohm 1%
H_TRST# R229 1 2 680Ohm
GND
GND
A A
Title : MEROM CPU (1)
ASUSTeK COMPUTER INC Engineer: WM Chen
Size Project Name Rev
C 1.1
Date: Wednesday, February 13, 2008 Sheet 2 of 94
5 4 3 2 1
5 4 3 2 1
U201D MEROM FSB 800
A4 VSS1 VSS82 P6 Min Typ Max
A8 VSS2 VSS83 P21
A11 VSS3 VSS84 P24 VCCP 1.00V 1.05V 1.10V
A14 VSS4 VSS85 R2 Min Typ Max
A16 R5
A19
VSS5 VSS86
R22 ICCP 2.5A
VSS6 VSS87
A23 VSS7 VSS88 R25
AF2 VSS8 VSS89 T1
B6 VSS9 VSS90 T4
D B8 VSS10 VSS91 T23 D
+VCORE +VCORE B11 T26
VSS11 VSS92
B13 U3
U201C Max: 44A B16
VSS12 VSS93
U6
Place on L1/L8, upper/lower side of inside socket. according intel
VSS13 VSS94
A7
A9
VCC1 VCC68 AB20
AB7
B19
B21
VSS14 VSS95 U21
U24
layout suggestion.
VCC2 VCC69 VSS15 VSS96 +VCORE
A10
A12
VCC3 VCC70 AC7
AC9
B24
C5
VSS16 VSS97 V2
V5
◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo