Service Manuals, User Guides, Schematic Diagrams or docs for : asus ASUS-K43T(la-7551p)
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download ASUS-K43T(la-7551p) documenatation <<
Text preview - extract from the document
A B C D E
1 1
Compal Confidential
2 2
QBL50 Schematics Document
AMD Sabine
APU Llano / Hudson M2_M3 / Vancouver Whistler
UMA only / PX Muxless with BACO
3 3
2010-02-16
LA-7552P REV: 0.03
4 4
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010/08/04 Deciphered Date 2010/08/04 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Cover Page
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.03
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
QBL60 LA-7552P
Date: Tuesday, February 22, 2011 Sheet 1 of 49
A B C D E
A B C D E
Compal Confidential
Model Name : QBL60
1
VRAM 1G/2G
128M16 x 4/8
page 23, 24
Sabine 1
DDR3
Thermal Sensor ATI Vancuver Whistler GFX x 8 Gen2
ADM1032
page 19
uFCBGA-962 GFX x 4
AMD FS1 APU Memory BUS(DDR3)
Page 18~22 204pin DDRIII-SO-DIMM X2
APU HDMI Dual Channel
(UMA / Muxless) Llano BANK 0, 1, 2, 3 Page 11,12
1.5V DDRIII 800~1333MHz
DP x1 (DP0 TXP/N0)
uPGA-722 Package
HDMI Conn.
page 28
Travis LVDS Page 6~10
LVDS
2 LVDS Conn. Translator DP x 4 2
page 26 P_GPP x 2
Reserve eDP GEN1 (DP1 TXP/N 0~4) UMI
page 27 USB2 USB2 USB2 CMOS Mini Card Card Reader
(LS-7322P) Camera RTS5137
(with BT)
page 34 page 34 page 30 page 27 page 32 page 31
CRT Conn. FCH CRT (VGA DAC) Port 0 Port 1 Port 5 Port2 Port 3 Port 4
page 27 FCH USB
3.3V 48MHz
GPP1 GPP0
Hudson-M2/M3
HD Audio 3.3V 24.576MHz/48Mhz
uFCBGA-656
MINI Card 1 LAN(GbE) S-ATA Gen2
WLAN BCM57785 Page 13~17
page 32 page 29
LPC BUS port 0 port 1
3 3
SATA HDD1 ODD HDA Codec
RJ45
page 29 Conn. Conn. ALC269 page
page 33 page 33 30
ENE KB930
page 36
Touch Pad Int.KBD
LED page 38 page 38
page 37
RTC CKT.
External board
4
page 25 4
LS-7326P BIOS ROM
page 35
DC/DC Power/B
Interface CKT. SYS BIOS (2M)
page 39 page 15 Security Classification Compal Secret Data Compal Electronics, Inc.
2010/08/04 2010/08/04 Title
LS-7322P Issued Date Deciphered Date
Block Diagrams
Power Circuit Audio BD EC BIOS (128K) THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
page 40~48 page 30 page 35 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
B
QBL60 LA-7552P 0.03
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Tuesday, February 22, 2011 Sheet 2 of 49
A B C D E
5 4 3 2 1
CLOCK DISTRIBUTION DISPLAY DISTRIBUTION
: LVDS PATH
: APU HDMI PATH
LVDS CONN
B_SODIMM
D A_SODIMM D
TXOUT[0:2]+/-
TXCLK+/-
TZOUT[0:2]+/-
TZCLK+/-
I2CC_SCL/DA
AMD R
ATI VGA
MEM_MB_CLK7_P/N
MEM_MB_CLK1_P/N
MEM_MA_CLK7_P/N
MEM_MA_CLK1_P/N
1066~1600MHz
1066~1600MHz
Whistler
APU_TXOUT[0:2]+/-
APU_TXOUT_CLK+/-
CLK_PEG_VGAP/N APU_TZOUT[0:2]+/-
APU_TZOUT_CLK+/-
100MHz APU_LVDS_CLK/DATA
APU_DISP_CLKP/N
C
AMD 100MHz AMD LVDS_OUT C
RTD2132
CPU FS1 SOCKET
FCH DP_IN
APU_CLKP/N Hudson-M2/M3
100MHz Internal CLK GEN
DP0_AUX GPP_CLK
100MHz
LVDS Transtator 32.768KHz 25MHz
C
DP0_TXP/N[0:1]
DP0_AUXP/N
B B
GPP1 GPP0 DP0
WLAN GbE LAN APU VGA
Mini PCI Socket PCIE_GFX[0:7] C PCIE_GFX[0:7]
DP1 PCIE_GFX[12:15] C
25MHz
FCH
LS
R
A A
CRT CONN HDMI CONN
Security Classification Compal Secret Data
Issued Date 2010/08/04 Deciphered Date 2010/08/04 Title
CLOCK / DISPLAY DISTRIBUTION
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Custom QBL60 LA-7552P 0.03
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Date: Tuesday, February 22, 2011 Sheet 3 of 49
5 4 3 2 1
A B C D E
Voltage Rails
SIGNAL
Power Plane Description S1 S3 S5 STATE SLP_S3# SLP_S4# SLP_S5# +VALW +V +VS Clock
VIN Adapter power supply (19V) N/A N/A N/A Full ON HIGH HIGH HIGH ON ON ON ON
B+ AC or battery power rail for power circuit. N/A N/A N/A
S1(Power On Suspend) HIGH HIGH HIGH ON ON ON LOW
+CPU_CORE Core voltage for CPU ON OFF OFF
1
S3 (Suspend to RAM) LOW HIGH HIGH ON ON OFF OFF 1
+CPU_CORE_NB Voltage for On-die VGA of APU ON OFF OFF
S4 (Suspend to Disk) LOW LOW HIGH ON OFF OFF OFF
+VGA_CORE 0.95-1.2V switched power rail ON OFF OFF
+0.75VS 0.75V switched power rail for DDR terminator ON ON OFF S5 (Soft OFF) LOW LOW LOW ON OFF OFF OFF
+1.0VSG 1.0V switched power rail for VGA ON OFF OFF
+1.1ALW 1.1V switched power rail for FCH ON ON ON*
+1.1VS 1.1V switched power rail for FCH ON OFF OFF
+1.2VS 1.2V switched power rail for APU ON OFF OFF
+1.5V 1.5V power rail for CPU VDDIO and DDR ON ON OFF
+1.5VS 1.5V switched power rail ON OFF OFF
+1.8VSG 1.8V switched power rail ON OFF OFF
+2.5VS 2.5V for CPU_VDDA ON OFF OFF
+3VALW 3.3V always on power rail ON ON ON*
+LAN_IO 3.3V power rail for LAN ON ON ON
+3VS 3.3V switched power rail ON OFF OFF
+5VALW 5V always on power rail ON ON ON*
2
+5VS 5V switched power rail ON OFF OFF 2
+VSB VSB always on power rail ON ON ON*
+RTCVCC RTC power ON ON ON
BTO Option Table M3@ U25
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.
BOM Structure BTO Item
VGA@ Use VGA (Mux)
X76@ VRAM ID Table FCH M3
Part Number = SA000043I90
M2@ Use Hudson-M2
M3@ Use Hudson-M3 BOM Config
USB30@ USB30 on M/B
USB20@ USB20 on M/B
x = 1 is read cmd, x= 0 is writee cmd.
External PCI Devices
Device IDSEL# REQ#/GNT# Interrupts
3 3
EC SM Bus1 address EC SM Bus2 address
Device Address HEX Device Address HEX
Smart Battery 0001 011X b 16H ADI ADM1032 (VGA) 1001 101X b 9AH
(APU)
RTD2132S (TL)
FCH FCH
4 SM Bus 0 address SM Bus 1 address 4
Device Address HEX Device Address HEX
DDR DIMM1 1101 000X b D0
DDR DIMM2 1101 001X b D2
Security Classification Compal Secret Data Compal Electronics, Inc.
Issued Date 2010/08/04 Deciphered Date 2010/08/04 Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
Notes List
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
Size Document Number Rev
B 0.03
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
QBL60 LA-7552P
Date: Tuesday, February 22, 2011 Sheet 4 of 49
A B C D E
5 4 3 2 1
AMD APU FS1
BATTERY BATT+ PU101 PU201
+CPU_CORE +CPU_CORE 0.7~1.475V VDD CORE 54A
12.6V CHARGER ISL6267HRZ-T
+CPU_CORE_NB +CPU_CORE_NB 0.7~1.475V VDDNB 27.5A
+2.5VS +2.5VS +2.5VS VDDA 500mA
+1.5V
+1.5V +1.5V VDDIO 4.6A
PU501
AC ADAPTOR VIN +1.2VS +1.2VS VDDR 6.7A
D RT8209MGQW PU603
D
19V 90W
APL5508-25DC
RAM DDRIII SODIMMX2
PU801 +1.2VS +1.5V VDD_MEM 4A
RT8209MGQW VTT_MEM 0.5A
B+ +0.75VS
PU601 +0.75VS +0.75VS
APL5336KAI
VGA ATI
Whistler/Seymour/Granville
PU901 +VGA_CORE +VGA_CORE
RT8237CZQW 0.85~1.1V VDDC 47A
+VDDCI 0.9~1.0V VDDCI 4.6A
DPLL_VDDC: 125 mA
PU602 +1.0VSG +1.0VSG SPV10: 120 mA
APL5930KAI +1.0VSG PCIE_VDDC: 2000 mA
DP[A:E]_VDD10: 680 mA
VRAM 1GB/2GB
U41 +1.5VSG +1.5VSG
+1.5VSG VDDR1: 3400 mA 64M / 128Mx16 * 4 / 8
AO4430L
PU701 +1.1VALW
RT8209MGQW PLL_PVDD: 75 mA +1.5VSG 2.4 A
TSVDD: 20 mA
AVDD: 70 mA
C VDD1DI: 100 mA C
VDD2DI: 50 mA
A2VDDQ: 1.5 mA
PU301 +3VALW
PU401 +1.8VSG +1.8VSG VDD_CT: 110 mA
RT8205LZQW U40 +1.8VSG VDDR4: 170 mA
+5VALW SY8033BDBC
SI4800 PCIE_PVDD: 40 mA
MPV18: 150 mA
SPV18: 75 mA
PCIE_VDDR: 400 mA
DP[A:F]_VDD18: 920 mA
DP[A:F]_PVDD: 120 mA
+INVPWR_B+
+3VS
PJ14 +3VSG +3VSG A2VDD: 130 mA
+3VSG VDDR3: 60 mA
U33
SI4800
LCD panel
FCH AMD Hudson M2/M3
15.6"
VDDPL_11_DAC: 7 mA
U39 VDDAN_11_ML: 226 mA
B+ 300mA AO4430L VDDCR_11: 1007 mA
+1.1VS +1.1VS +1.1VS
+3.3 350mA VDDAN_11_CLK: 340 mA
VDDAN_11_PCIE: 1088 mA
VDDAN_11_SATA: 1337 mA
VDDAN_11_USB_S: 140 mA
FAN Control VDDCR_11_USB_S: 197 mA
+1.1VALW
B
APL5607 VDDAN_11_SSUSB_S: 282 mA B
+1.1VALW
VDDCR_11_SSUSB_S: 424 mA
+5VS
VDDCR_11_S: 187 mA
+5VS 500mA VDDPL_11_SYS: 70 mA
+5VALW VDDIO_33_PCIGP: 131 mA
U54/U55 VDDPL_33_SYS: 47 mA
AP2301MPG +USB_VCCA
VDDPL_33_DAC: 20 mA
+USB_VCCB
+3VS VDDPL_33_ML: 20 mA
+3VS +3VS VDDAN_33_DAC: 200 mA
VDDPL_33_PCIE: 43 mA
USB X3 VDDPL_33_SATA: 93 mA
+1.5VS
VDDIO_AZ_S: 26 mA
+5V
Dual+1
2.5A +3VALW VDDPL_33_SSUSB_S: 20 mA
+3VALW VDDPL_33_USB_S: 17 mA
+3VALW VDDAN_33_USB_S: 658 mA
VDDIO_33_S: 59 mA
VDDXL_33_S: 5 mA
SATA Audio Codec EC LAN ◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo