Service Manuals, User Guides, Schematic Diagrams or docs for : asus Z84J
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download Z84J documenatation <<
Text preview - extract from the document
5 4 3 2 1
CPU
LCD Intel Centrino Duo
YONAH MEROM
CLOCK GEN
ICS 954310
Z84J
CRT 31W 34W
D D
THERMAL SENSOR
TV-OUT
MAX6657MSA
S-Video & Composite Video
NORTH DDR2 SO-DIMM0
HDMI Transmitter MXM BRIDGE 533/667MHz
Silicon Image SiI1930 Module
Intel 945PM DDR2 SO-DIMM1
533/667MHz
C
Debug C
Connector
TPM 1.2 SOUTH SATA HDD
INFINEON SLB9635
BRIDGE
CIR Receiver ICH7-M ODD SubWoofer AMP.
EC
ITE IT8511E AUDIO AMP.
ISA ROM AZALIA CODEC
Realtek ALC882H MIC IN
Internal KB Touch Pad
CBB Synaptics
B
MDC LINE IN B
4 in 1 Card Card Reader HP
Reader
1394 Ricoh
R5C832 E-SATA INT MIC
1394 JMicron JMB360
MINICARD Slot Giga LAN
for TV-Tuner Marvell 88E8056
MINICARD
USB Port X4
A
Bluetooth A
NEWCARD
CMOS Camera
2.0M Pixels Title : Block Diagram
ASUSTek Computer INC. Engineer: Jack Hsu
Size Project Name Rev
Custom 1.1
Date: , 10, 2006 Sheet 1 of 68
5 4 3 2 1
5 4 3 2 1
EC GPIO SETTING Pin Pin Name Signal Name Type
48 GPH0 VSUS_ON O
Pin Pin Name Signal Name Type 54 GPH1 VSUS_GD# I
32 PWM0/GPA0 BL_PWM_DA O
55 GPH2 CPUPWR_GD# I
33 PWM1/GPA1 FAN_PWM O
69 GPH3 PM_PWRBTN# O PCI Device IDSEL# REQ/GNT# Interrupts
36 PWM2/GPA2 CLK_PWRSAVE# O
70 GPH4 SUSC_ON O
37 PWM3/GPA3 /
75 GPH5 SUSB_ON O CARD READER AD17 0 INTB-->INTB
38 PWM4/GPA4 CHG_LED_UP# O
76 GPH6 CPU_VRON O 1394 AD17 0 INTA-->INTA
D 39 PWM5/GPA5 PWR_LED_UP# O D
105 GPH7 PM_RSMRST# O LAN AD16 REQ#2/GNT#2 INTA-->INTD
40 PWM6/GPA6 /
148 GPI0 ICH7_PWROK O
43 PWM7/GPA7 LCD_BACKOFF# O
149 GPI1 /
153 RXD/GPB0 NUM_LED O
152 GPI2 MCHOK I
154 TXD/GPB1 CAP_LED O SM-Bus Device SM-Bus Address
155 GPI3 CHG_EN# O
162 GPB2 SCRL_LED O Clock Generator 1101001x ( D2 )
156 GPI4 PRECHG O
163 SMCLK0/GPB3 SMB0_CLK I/0 SO-DIMM 0 1010000x ( A0 )
168 GPI5 BAT_LL# O
164 SMDAT0GPB4 SMB0_DAT I/0 SO-DIMM 1 1010001x ( A2 )
174 GPI6 BAT_LEARN O
5 GA20/GPB5 A20GATE O Thermal Sensor 0101110x ( 5C )
6 KBRST#/GPB6 RC_IN# O
ICH7-M GPIO SETTING
165 GPB7 /
47 CLKOUT/GPC0 /
Pin Pin Name Signal Name Type Power_Well Default
AB18 GPIO00/BM_BUSY# PM_BMBUSY# I Core(To:3.3V) GPI
169 SMCLK1/GPC1 SMB1_CLK I/0
C8 GPIO01/REQ5# PCI_REQ#5 I/O Core(To:5V) GPI
170 SMDAT1/GPC2 SMB1_DAT I/0
G8 GPIO02/PIRQE# PCI_INTE# I(OD) Core(To:5V) GPI
171 GPC3 Mail_LED O
F7 GPIO03/PIRQF# PCI_INTF# I(OD) Core(To:5V) GPI
C 172 TMRI0/WUI2/GPC4 AC_OK# I C
F8 GPIO04/PIRQG# PCI_INTG# I(OD) Core(To:5V) GPI
175 GPC5 OP_SD# O
G7 GPIO05/PIRQH# PCI_INTH# I(OD) Core(To:5V) GPI
176 TMRI1/WUI3/GPC6 BAT_IN_OC# I
AC21 GPIO06 NC I/O Core(To:3.3V) GPI
1 CK32KOUT/GPC7 /
AC18 GPIO07 WLAN_BT_LED_EN# I Core(To:3.3V) GPI
26 RI1#/WUI0/GPD0 SUSB# I
E21 GPIO08 EXTSMI# I SUS(To:3.3V) GPI
29 RI2#/WUI1/GPD1 SUSC# I
E20 GPIO09 SATA_DET#0 I/O SUS(To:3.3V) GPI
30 LPCRST#/WUI4//GPD2 PLT_RST# I
A20 GPIO10 WLAN_ON# O SUS(To:3.3V) GPI
31 ECSCI#/GPD3 EXT_SCI# O
B23 SMBALERT#/GPIO11 SMB_ALERT# I/O SUS(To:3.3V) Native
41 GPD4 /
F19 GPIO12 KBC_SCI# I SUS(To:3.3V) GPI
42 GINT/GPD5 /
E19 GPIO13 TP I/O SUS(To:3.3V) GPI
62 TACH0/GPD6 FAN0_TACH I
R4 GPIO14 NC I/O SUS(To:3.3V) GPI
63 TACH1/GPD7 /
E22 GPIO15 CB_SD# I/O SUS(To:3.3V) GPI
87 ADC4/GPE0 EMAIL_SW# I
AC22 GPIO16 PM_DPRSLPVR O Core(To:3.3V) Native
88 ADC5/GPE1 INTERNET# I
D8 GPIO17/GNT5# PCI_GNT#5 I/O Core(To:3.3V) GPO
89 ADC6/GPE2 PWR4G_SW# I
AC20 GPIO18/STP_PCI# STP_PCI# O Core(To:3.3V) GPO
90 ADC7/GPE3 DISTP_SW# I
B AH18 GPIO19/SATA1GP NC O Core(To:3.3V) GPI B
2 PWRSW/GPE4 PWR_SW# I
AF21 GPIO20/STP_CPU# STP_CPU# O Core(To:3.3V) GPO
44 WUI5/GPE5 /
AE19 GPIO21/SATA0GP NC I/O Core(To:3.3V) GPI
24 LPCPD#/WUI6/GPE6 LID_EC# I
A13 GPIO22/REQ4# PCI_REQ#4 I/O Core(To:3.3V) Native
25 CLKRUN#/WUI7/GPE7 /
AA5 LDRQ1#/GPIO23 TP I/O Core(To:3.3V) Native
110 PS2CLK0/GPF0 /
R3 GPIO24 NC I/O SUS(To:3.3V) GPO
111 PS2DAT0/GPF1 /
D20 GPIO25 NC I/O SUS(To:3.3V) GPO
114 PS2CLK1/GPF2 / I
A21 GPIO26/EL_RSVD NC I/O SUS(To:3.3V) GPO
115 PS2DAT1/GPF3 / I
B21 GPIO27/EL_STATE0 PD_DET# I/O SUS(To:3.3V) GPO
116 PS2CLK2/GPF4 TP_CLK I/0
E23 GPIO28/EL_STATE1 NC I/O SUS(To:3.3V) GPO
117 PS2DAT2/GPF5 TP_DAT I/0
C3 GPIO29/OC#5 USB_OC#5 I/O SUS(To:3.3V) Native
118 PS2CLK3/GPF6 /
A2 GPIO30/OC#6 NEWCARD_OC# I SUS(To:3.3V) Native
119 PS2DAT3/GPF7 /
B3 GPIO31/OC#7 USB_OC#7 I/O SUS(To:3.3V) Native
113 FA16/GPG0 FA16 O
AG18 GPIO32/CLKRUN# PM_CLKRUN# O Core(To:3.3V) GPO
112 FA17/GPG1 FA17 O
AC19 GPIO33/AZ_DOCK_EN# BT_ON# O Core(To:3.3V) GPO
104 FA18/GPG2 FA18 O
A U2 GPIO34/AZ_DOCK_RST# NC I/O Core(To:3.3V) GPO A
103 FA19/GPG3 /
AD21 GPIO35 NC I/O Core(To:3.3V) GPO
3 FA20/GPG4 THRM_CPU# I
AH19 GPIO36/SATA2GP NC I/O Core(To:3.3V) GPI
4 FA21/GPG5 /
AE19 GPIO37/SATA3GP PCB_ID0 I Core(To:3.3V) GPI
27 LPC80HL/GPG6 PMTHERM# O
28 LPC80LL/GPG7 AC_APR_UC# I
AD20 GPIO38 PCB_ID1 I Core(To:3.3V) GPI Title : System Setting
AE20 GPIO39 PCB_ID2 I Core(To:3.3V) GPI ASUSTek Computer INC. Engineer: Jack Hsu
A14 GNT4#/GPIO48 PCI_GNT#4 I/O Core(To:3.3V) Native Size Project Name Rev
Custom 1.1
AG24 GPIO49/CPUPWRGD H_PWRGD I V_CPU_IO Native
Date: , 10, 2006 Sheet 2 of 68
5 4 3 2 1
5 4 3 2 1
+VCCP
D D
U1A U1B
5 H_A#[16:3] 5 H_D#[15:0] H_D#32 H_D#[47:32] 5
H_A#3 J4 H1 H_D#0 E22 AA23
A[3]# ADS# H_ADS# 5 D[0]# D[32]# H_D#33
H_A#4 L4 E2 H_D#1 F24 AB24
A[4]# BNR# H_BNR# 5 D[1]# D[33]# H_D#34
H_A#5 M3 G5 RN1A H_D#2 E26 V24
A[5]# BPRI# H_BPRI# 5 D[2]# D[34]# H_D#35
H_A#6 K5 56Ohm H_D#3 H22 V26
H_A#7 A[6]# H_D#4 D[3]# D[35]# H_D#36
M1 A[7]# H5 H_DEFER# 5 F23 W25
H_A#8 DEFER# H_D#5 D[4]# D[36]# H_D#37
N2 A[8]# DRDY# F21 H_DRDY# 5 G25 D[5]# D[37]# U23
H_A#9 J1 E1 H_D#6 E25 U25 H_D#38
H_A#10 A[9]# DBSY# H_DBSY# 5 D[6]# D[38]# H_D#39
N3 H_D#7 E23 U22
H_A#11 A[10]# H_D#8 D[7]# D[39]# H_D#40
P5 A[11]# BR0# F1 H_BR0# 5 K24 D[8]# D[40]# AB25
H_A#12 P2 H_D#9 G24 W22 H_D#41
H_A#13 A[12]# H_IERR# H_D#10 D[9]# D[41]# H_D#42
L1 A[13]# D20 J24 Y23
H_A#14 IERR# H_D#11 D[10]# D[42]# H_D#43
P4 A[14]# INIT# B3 H_INIT# 12 J23 D[11]# D[43]# AA26
H_A#15 P1 H_D#12 H26 Y26 H_D#44
H_A#16 A[15]# H_D#13 D[12]# D[44]# H_D#45
R1 A[16]# LOCK# H4 H_LOCK# 5 F26 D[13]# D[45]# Y22
L2 H_D#14 K22 AC26 H_D#46
5 H_ADSTB#0 ADSTB[0]# H_CPURST# D[14]# D[46]# H_D#47
B1 H_D#15 H25 AA24
5 H_REQ#[4:0] H_REQ#0 RESET# H_CPURST# 5 D[15]# D[47]#
K3 REQ[0]# RS[0]# F3 H_RS#0 5 5 H_DSTBN#0 H23 DSTBN[0]# DSTBN[2]# W24 H_DSTBN#2 5
H_REQ#1 H2 F4 G22 Y25
REQ[1]# RS[1]# H_RS#1 5 5 H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 5
H_REQ#2 K2 G3 J26 V23
H_REQ#3 REQ[2]# RS[2]# H_RS#2 5 5 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 5
J3 REQ[3]# TRDY# G2 H_TRDY# 5
H_REQ#4 L5 REQ[4]# +VCCP 5 H_D#[31:16] H_D#48 H_D#[63:48] 5
G6 H_D#16 N22 AC22
5 H_A#[31:17] HIT# H_HIT# 5 D[16]# D[48]# H_D#49
H_A#17 Y2 E4 H_D#17 K25 AC23
A[17]# HITM# H_HITM# 5 D[17]# D[49]# H_D#50
H_A#18 U5 H_D#18 P26 AB22
H_A#19 A[18]# HBPM0# H_D#19 D[18]# D[50]# H_D#51
R3 A[19]# BPM[0]# AD4 R23 D[19]# D[51]# AA21
H_A#20 W6 AD3 HBPM1# H_D#20 L25 AB21 H_D#52
H_A#21 A[20]# BPM[1]# HBPM2# H_D#21 D[20]# D[52]# H_D#53
U4 A[21]# BPM[2]# AD1 L22 D[21]# D[53]# AC25
H_A#22 HBPM3# H_D#22 H_D#54
H_A#23
Y5
U2
A[22]# BPM[3]#
AC4
AC2 HBPM4# AGTL+ I/O H_D#23
L23
M23
D[22]# D[54]#
AD20
AE22 H_D#55
A[23]# PRDY# D[23]# D[55]#
C
H_A#24 R4 A[24]# PREQ# AC1 H_PREQ#
CPU Debug Port RN1B Voltage H_D#24 P25 D[24]# D[56]# AF23 H_D#56 C
H_A#25 T5 AC5 H_TCK 56Ohm H_D#25 P22 AD24 H_D#57
H_A#26 T3
A[25]# TCK
AA6 H_TDI Reference H_D#26 P23
D[25]# D[57]#
AE21 H_D#58
H_A#27 A[26]# TDI H_TDO H_D#27 D[26]# D[58]# H_D#59
W3 A[27]# TDO AB3 T24 D[27]# D[59]# AD21
H_A#28 W5 AB5 H_TMS +VCCP H_D#28 R24 AE25 H_D#60
H_A#29 A[28]# TMS H_TRST# H_D#29 D[28]# D[60]# H_D#61
Y4 AB6 L26 AF25
H_A#30 A[29]# TRST# RSTCON# H_D#30 D[29]# D[61]# H_D#62
W2 C20 T25 AF22
H_A#31 A[30]# DBR# H_D#31 D[30]# D[62]# H_D#63
Y1 A[31]# N24 D[31]# D[63]# AF26
V4 D21 H_PROCHOT R1 M24 AD23
5 H_ADSTB#1 ADSTB[1]# PROCHOT# 5 H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 5
A24 1KOhm N25 AE24
THERMDA H_THERMDA 51 5 H_DSTBP#1 DSTBP[1]# DSTBP[3]# H_DSTBP#3 5
A6 A25 1% M26 AC20
12 H_A20M# A20M# THERMDC H_THERMDC 51 5 H_DINV#1 DINV[1]# DINV[3]# H_DINV#3 5
12 H_FERR# A5
FERR# GTL_REF H_COMP0
12 H_IGNNE# C4 IGNNE# THERMTRIP# C7 PM_THRMTRIP# 6,12 AD26 GTLREF COMP[0] R26
MISC H_COMP1
D5
COMP[1] U26
U1 H_COMP2 AGTL+ I/O Buffer
12 H_STPCLK# STPCLK# COMP[2]
12 H_INTR C6 LINT0
R2 R3 2 1 1KOhm /X C26
TEST1 COMP[3] V1 H_COMP3 Compensation
B4 A22 2KOhm
12 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 27 GND
A3 A21 1% R4 2 1 51.1Ohm D25 E5
12 H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# 27 TEST2 DPRSTP# H_DPRSTP# 12
B5 H_DPSLP# 12
DPSLP#
AA1 D24 H_DPWR# 5
RSVD[1] CPU_BSEL0 DPWR#
AA4 RSVD[2] RSVD[12] T22 27 CPU_BSEL0 B22 BSEL[0] PWRGOOD D6 H_PWRGD 12
AB2 GND CPU_BSEL1 B23 D7
RSVD[3] 27 CPU_BSEL1 CPU_BSEL2 BSEL[1] SLP# H_CPUSLP# 5,12
AA3 27 CPU_BSEL2 C21 AE6 PM_PSI# 61
RSVD[4] BSEL[2] PSI#
M4 D2
RSVD[5] RSVD[13] SOCKET478P
N5
RSVD[6] RSVD[14]
F6 BCLK FSB BSEL2 BSEL1 BSEL0
T2 RSVD[7] RSVD[15] D3
V3 RSVD[8] RSVD[16] C1 133 533 L L H
B2 RSVD[9] AF1
RSVD[17]
C3 RSVD[10] RSVD[18] D22 166 667 L H H AGTL+ I/O Buffer Compensation
RSVD[19] C23
B B25 C24 B
RSVD[11] RSVD[20] R5 1% R6 1%
SOCKET478P 27.4Ohm 27.4Ohm
H_COMP0 1 2 H_COMP2 1 2
+VCCP +VCCP
CON1
1 2
Default Strapping When Not Used GND GND
H_PREQ# 1 2
3 3 4 4
HBPM4# 5 6 +VCCP
5 6 R9 1% R10 1%
7 8
HBPM3# 7 8 H_PREQ# R7 1
9 9 10 10 2 56Ohm /X 54.9Ohm 54.9Ohm
HBPM2# 11 12 H_TDO R8 1 2 56Ohm /X H_COMP1 1 2 H_COMP3 1 2
11 12
13 14
HBPM1# 13 14 H_TMS
15 16 5 56Ohm 6 RN2C
HBPM0# 15 16 H_TDI
17 17 18 18 3 56Ohm 4 RN2B
19 20 +3VS H_TCK 7 8 RN2D GND GND
19 20 H_TRST# 56Ohm
+VCCP +VCCP 21 22 1 2 RN2A
21 22 56Ohm
23 24
23 24
25 26
25 26
27 27 28 28 GND
R11 R12 29 30 R13
1.5KOhm 54.9Ohm 29 30 1KOhm
31 32
R14 /X 1% 31 32 1%
33 34
0Ohm /X 33 34 /X
35 36
/X 35 36
37 37 38 38
H_PWRGD 1 2 ITP_PWRGD 39 40
ITP_TESTIN# 39 40 CLK_CPU2_XDP 27
41 41 42 42 CLK_CPU2_XDP# 27
43
45
43 44 44
46 ITP_CPURST# R15 2 1 1KOhm1% /X H_CPURST# When ITP Port used STUFF : R7, R8, R11, R12, R13, R14,
45 46
A
47
47 48
48 RSTCON# R15, KR8, KR9, KR25, KR28 A
49 50
49 50 H_TDO
14,16,17,27,39,40 SMB_DAT_S 51 51 52 52
53 54 H_TRST#
14,16,17,27,39,40 SMB_CLK_S 53 54 H_TDI
55 55 56 56
H_TCK 57 58 H_TMS
57 58
59 60
59 60
61 NP_NC1
NP_NC2 62 Title : CPU - HOST
ITP_CON_60P Engineer: Jack Hsu
/X ASUSTek Computer INC.
Size Project Name Rev
GND GND Custom 1.1
Date: , 31, 2006 Sheet 3 of 68
5 4 3 2 1
5 4 3 2 1
U1D
A4 VSS[1] VSS[82] P6
A8 ◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo