Service Manuals, User Guides, Schematic Diagrams or docs for : . Electronic Components Datasheets Various datasheets 2 227c256
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download 227c256 documenatation <<
Text preview - extract from the document
FM27C256 262,144-Bit (32K x 8) High Performance CMOS EPROM
May 2001
FM27C256
262,144-Bit (32K x 8) High Performance CMOS EPROM
General Description The FM27C256 is one member of a high density EPROM Family
which range in densities up to 4 Mb.
The FM27C256 is a 256K Electrically Programmable Read Only
Memory. It is manufactured in Fairchild's latest CMOS split gate Features
EPROM technology which enables it to operate at speeds as fast
as 90 ns access time over the full operating range. I High performance CMOS
-- 90, 120, 150 ns access time
The FM27C256 provides microprocessor-based systems exten-
I JEDEC standard pin configuration
sive storage capacity for large portions of operating system and
-- 32-pin PLCC package
application software. Its 90 ns access time provides high speed
-- 28-pin CERDIP package
operation with high-performance CPUs. The FM27C256 offers a
single chip solution for the code storage requirements of 100% I Drop-in replacement for 27C256 or 27256
firmware-based equipment. Frequently-used software routines I Manufacturer's identification code
are quickly executed from EPROM storage, greatly enhancing
system utility.
The FM27C256 is configured in the standard EPROM pinout
which provides an easy upgrade path for systems which are
currently using standard EPROMs.
Block Diagram Data Outputs O0 - O7
VCC
GND
VPP
OE
Output Enable
and Chip Enable Logic Output
CE/PGM
Buffers
Y Decoder
..
Y Gating
A0 - A14
Address
Inputs
.......
X Decoder
◦ Jabse Service Manual Search 2026 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo