Service Manuals, User Guides, Schematic Diagrams or docs for : . Electronic Components Datasheets Various datasheets 74191
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
>> Download 74191 documenatation <<
Text preview - extract from the document
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control
June 1989
54191 DM54191 DM74191 Synchronous Up Down
4-Bit Binary Counter with Mode Control
General Description
This circuit is a synchronous reversible up down counter Two outputs have been made available to perform the cas-
The 191 is a 4-bit binary counter Synchronous operation is cading function ripple clock and maximum minimum count
provided by having all flip-flops clocked simultaneously so The latter output produces a high-level output pulse with a
that the outputs change simultaneously when so instructed duration approximately equal to one complete cycle of the
by the steering logic This mode of operation eliminates the clock when the counter overflows or underflows The ripple
output counting spikes normally associated with asynchro- clock output produces a low-level output pulse equal in
nous (ripple clock) counters width to the low-level portion of the clock input when an
The outputs of the four master-slave flip-flops are triggered overflow or underflow condition exists The counters can be
on a low-to-high level transition of the clock input if the easily cascaded by feeding the ripple clock output to the
enable input is low A high at the enable input inhibits count- enable input of the succeeding counter if parallel clocking is
ing Level changes at either the enable input or the down used or to the clock input if parallel enabling is used The
up input should be made only when the clock input is high maximum minimum count output can be used to accom-
The direction of the count is determined by the level of the plish look-ahead for high-speed operation
down up input When low the counter counts up and when
high it counts down Features
This counter is fully programmable that is the outputs may Y Single down up count control line
be preset to either level by placing a low on the load input Y Count enable control input
and entering the desired data at the data inputs The output Y Ripple clock output for cascading
will change independent of the level of the clock input This Y Asynchronously presettable with load control
feature allows the counters to be used as modulo-N dividers Y Parallel outputs
by simply modifying the count length with the preset inputs Y Cascadable for n-bit applications
The clock down up and load inputs are buffered to lower Y Alternate Military Aerospace device (54191) is avail-
the drive requirement which significantly reduces the num- able Contact a National Semiconductor Sales Office
ber of clock drivers etc required for long parallel words Distributor for specifications
Connection Diagram
Dual-In-Line Package
TL F 6562 ◦ Jabse Service Manual Search 2024 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo