Service Manuals, User Guides, Schematic Diagrams or docs for : . Various LCD Panels Panel_LG_Display_LC550EUD-SCA1_0_[DS]
<< Back | HomeMost service manuals and schematics are PDF files, so You will need Adobre Acrobat Reader to view : Acrobat Download Some of the files are DjVu format. Readers and resources available here : DjVu Resources
For the compressed files, most common are zip and rar. Please, extract files with Your favorite compression software ( WinZip, WinRAR ... ) before viewing. If a document has multiple parts, You should download all, before extracting.
Good luck. Repair on Your own risk. Make sure You know what You are doing.
Image preview - the first page of the document
![Panel_LG_Display_LC550EUD-SCA1_0_[DS]](/pics/5eafbe9306fab.gif)
>> Download Panel_LG_Display_LC550EUD-SCA1_0_[DS] documenatation <<
Text preview - extract from the document
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
SPECIFICATION
FOR
APPROVAL
( ) Preliminary Specification
( ) Final Specification
Title 55.0" WUXGA TFT LCD
BUYER General SUPPLIER LG Display Co., Ltd.
MODEL *MODEL LC550EUD
SUFFIX SCA1 (RoHS Verified)
*When you obtain standard approval,
please use the above model name without suffix
SIGNATURE SIGNATURE
APPROVED BY APPROVED BY
DATE DATE
/ P.Y. Kim / Team Leader
REVIEWED BY
/ J.Y. Jeong / Project Leader
PREPARED BY
/ T.Y. Kim / Engineer
Please return 1 copy for your confirmation with TV Product Development Dept.
your signature and comments. LG Display Co., Ltd.
Ver. 0.0 0 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
CONTENTS
Number ITEM Page
COVER 1
CONTENTS 2
RECORD OF REVISIONS 3
1 GENERAL DESCRIPTION 4
2 ABSOLUTE MAXIMUM RATINGS 5
3 ELECTRICAL SPECIFICATIONS 6
3-1 ELECTRICAL CHARACTERISTICS 6
3-2 INTERFACE CONNECTIONS 8
3-3 SIGNAL TIMING SPECIFICATIONS 12
3-4 LVDS SIGNAL SPECIFICATIONS 13
3-5 COLOR DATA REFERENCE 16
3-6 POWER SEQUENCE 17
4 OPTICAL SPECIFICATIONS 19
5 MECHANICAL CHARACTERISTICS 23
6 RELIABILITY 26
7 INTERNATIONAL STANDARDS 27
7-1 SAFETY 27
7-2 EMC 27
7-3 Environment 27
8 PACKING 28
8-1 INFORMATION OF LCM LABEL 28
8-2 PACKING FORM 28
9 PRECAUTIONS 29
9-1 MOUNTING PRECAUTIONS 29
9-2 OPERATING PRECAUTIONS 30
9-3 ELECTROSTATIC DISCHARGE CONTROL 30
9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE 30
9-5 STORAGE 30
9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM 30
Ver. 0.0 1 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
RECORD OF REVISIONS
Revision No. Revision Date Page Description
0.0 Nov, 12, 2009 - Preliminary Specification(First Draft)
Ver. 0.0 2 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
1. General Description
The LC550EUD is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
b a c k l i g h t s y s t e m . T h e m a t r i x e mplo ys a-Si Th in Film Trans istor as the active e lem ent.
It is a transmissive display type which is operating in the normally black mode. It has a 42.02 inch diagonally
measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 1.06Bilion colors.
It has been designed to apply the 10-bit 4-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
Mini-LVDS(RGB)
CN2 EEPROM
LVDS (41pin) Source Driver Circuit
2Port
LVDS 3,4 SCL SDA S1 S1920
G1
LVDS
Gate Driver Circuit
LVDS 1,2 Timing Controller
2Port
LVDS Rx + OPC + DGA + ODC
LVDS Option Integrated
Select
CN1
signal TFT - LCD Panel
Bit (51pin) Control (1920 RGB 1080 pixels)
Select Signals
I2C
+12.0V
Power Circuit
Block G1080
Local Dim Power Signals
CN3
Dim (8 pin)
V : 12Block
DCLK
H : 2Block
VSYNC, SIN, SCLK, GND
LED Driver
+24.0V, GND, On/Off Local Dimming : 24 Block
ExtVBR-B
General Features
Active Screen Size 54.64 inches(1387.83mm) diagonal
Outline Dimension 1261.6(H) 732.4(V) X 11.4(B)/24.2 mm(D) (Typ.)
Pixel Pitch 0.63mm 0.63mm
Pixel Format 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth 8-bit, 16.7 M colors ( 1.06B colors @ 10 bit (D) System Output )
Luminance, White 450 cd/m2 (Center 1point ,Typ.)
Viewing Angle (CR>10) Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Total 142.3 W (Typ.) (Logic=8.3W(TBD) with T-CON, LED Backlight =134W(TBD) @
Power Consumption
with Driver )
Weight 21.5 Kg (Typ.)
Display Mode Transmissive mode, Normally black
Surface Treatment Hard coating(3H), Anti-glare treatment of the front polarizer (Haze 10%)
Ver. 0.0 3 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or damage to the
LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
Value
Parameter Symbol Unit Note
Min Max
LCD Circuit VLCD -0.3 +14.0 VDC
Power Input Voltage
Driver VBL -0.3 + 27.0 VDC
ON/OFF VOFF / VON -0.3 +5.5 VDC 1
Driver Control Voltage
Brightness EXTVBR-B 0.0 +5.5 VDC
T-Con Option Selection Voltage VLOGIC -0.3 +4.0 VDC
Operating Temperature TOP 0 +50 C
2,3
Storage Temperature TST -20 +60 C
Panel Front Temperature TSUR - +TBD C 4
Operating Ambient Humidity HOP 10 90 %RH
2,3
Storage Humidity HST 10 90 %RH
Note 1. Ambient temperature condition (Ta = 25 r 2 C )
2. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature
should be Max 39 C and no condensation of water.
3. Gravity mura can be guaranteed below 40 condition.
4. The maximum operating temperature is based on the test condition that the surface temperature
of display area is less than or equal to TBD with LCD module alone in a temperature controlled
chamber. Thermal management should be considered in final product design to prevent the surface
temperature of display area from being over TBD . The range of operating temperature may
degrade in case of improper thermal management in final product design.
90%
60
60%
50 Storage
Humidity [(%)RH]
Wet Bulb
Temperature [ C]
40
40%
Operation
30
20
10
0
10%
-20 0 10 20 30 40 50 60 70 80
Dry Bulb Temperature [ C]
Ver. 0.0 4 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3. Electrical Specifications
3-1. Electrical Characteristics
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED
backlight and LED Driver circuit.
Table 2. ELECTRICAL CHARACTERISTICS
Value
Parameter Symbol Unit Note
Min Typ Max
Circuit :
Power Input Voltage VLCD 10.8 12.0 13.2 VDC
- 685 890 mA 1
Power Input Current ILCD
- 985 1280 mA 2
Power Consumption PLCD 8.22 10.68 Watt 1
Rush current IRUSH - - 5.0 A 3
Note 1. The specified current and power consumption are under the VLCD=12.0V, Ta=25 r 2 C, fV=120Hz
condition whereas mosaic pattern(8 x 6) is displayed and fV is the frame frequency.
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
White : 1023 Gray
Black : 0 Gray
Mosaic Pattern(8 x 6)
Ver. 0.0 5 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
Values
Parameter Symbol Unit Notes
Min Typ Max
LED Driver :
Power Supply Input Voltage VBL 22.8 24.0 25.2 Vdc 1
Power Supply Input Current IBL_A - 5.6 5.95 A Ext VBR-B = 100%
VBL = 22.8V
Power Supply Input Current (In-Rush) Irush - - 9.2 A Ext VBR-B = 100%
4
Power Consumption PBL - 134.4 142.8 W Ext VBR-B = 100%
On V on 2.5 - 5.0 Vdc
On/Off
Off V off -0.3 0.0 0.8 Vdc
Brightness Adjust ExtVBR-B 10 - 100 % On Duty
PWM Frequency for PAL 100 Hz 3
NTSC & PAL NTSC 120 Hz 3
Pulse Duty Level High Level 2.5 - 5.0 Vdc HIGH : on duty
(PWM) Low Level 0.0 - 0.8 LOW : off duty
Vdc
VSYNC, SIN, SCLK High Level 2.7 3.3 3.6 Vdc
(Local Dimming) Low Level -0.3 0.0 0.4 Vdc
LED :
30,000
Life Time Hrs 2
(TBD)
Notes :
1. Electrical characteristics are determined after the unit has been `ON' and stable for approximately 60
minutes at 25 2 C. The specified current and power consumption are under the typical supply Input voltage
24Vand VBR (ExtVBR-B : 100%), it is total power consumption.
2. The life time(MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial
value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at
25 2 C.
3. LGD recommend that the PWM freq. is synchronized with One time harmonic of Vsync signal of system.
Though PWM frequency is over 120Hz (max 252Hz), function of LED Driver is not affected.
4. The duration of rush current is about 10ms.
5. Even though inrush current is over the specified value, there is no problem if I2T spec of fuse is satisfied.
Ver. 0.0 6 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, 51-pin connector and 41-pin connector are used
for the module electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector : FI-R51S-HF(manufactured by JAE) or KN25-51P-0.5SH(manufactured by Hirose)
(CN1) Refer to below and next Page table
- Mating Connector : FI-R51HL(JAE) or compatible
Table 4-1. MODULE CONNECTOR(CN1) PIN CONFIGURATION
No Symbol Description No Symbol Description
1 Reverse `H' = Enable , `L' or NC = Disable 27 Bit Select `H' or NC= 10bit(D) , `L' = 8bit
2 NC No Connection 28 R2AN SECOND LVDS Receiver Signal (A-)
3 NC No Connection 29 R2AP SECOND LVDS Receiver Signal (A+)
4 NC No Connection (Reserved for LGD) 30 R2BN SECOND LVDS Receiver Signal (B-)
5 NC No Connection (Reserved for LGD) 31 R2BP SECOND LVDS Receiver Signal (B+)
6 NC No Connection (Reserved for LGD) 32 R2CN SECOND LVDS Receiver Signal (C-)
7 LVDS Select `H' =JEIDA , `L' or NC = VESA 33 R2CP SECOND LVDS Receiver Signal (C+)
8 EXTVBR-B External VBR (From System) 34 GND Ground
9 NC No Connection 35 R2CLKN SECOND LVDS Receiver Clock Signal(-)
10 L-DIM Enable `H' = Enable , `L' or NC = Disable 36 R2CLKP SECOND LVDS Receiver Clock Signal(+)
11 GND Ground 37 GND Ground
12 R1AN FIRST LVDS Receiver Signal (A-) 38 R2DN SECOND LVDS Receiver Signal (D-)
13 R1AP FIRST LVDS Receiver Signal (A+) 39 R2DP SECOND LVDS Receiver Signal (D+)
14 R1BN FIRST LVDS Receiver Signal (B-) 40 R2EN SECOND LVDS Receiver Signal (E-)
15 R1BP FIRST LVDS Receiver Signal (B+) 41 R2EP SECOND LVDS Receiver Signal (E+)
16 R1CN FIRST LVDS Receiver Signal (C-) 42 NC No Connection
17 R1CP FIRST LVDS Receiver Signal (C+) 43 NC No Connection
18 GND Ground 44 GND Ground
19 R1CLKN FIRST LVDS Receiver Clock Signal(-) 45 GND Ground
20 R1CLKP FIRST LVDS Receiver Clock Signal(+) 46 GND Ground
21 GND Ground 47 NC No connection
22 R1DN FIRST LVDS Receiver Signal (D-) 48 VLCD Power Supply +12.0V
23 R1DP FIRST LVDS Receiver Signal (D+) 49 VLCD Power Supply +12.0V
24 R1EN FIRST LVDS Receiver Signal (E-) 50 VLCD Power Supply +12.0V
25 R1EP FIRST LVDS Receiver Signal (E+) 51 VLCD Power Supply +12.0V
26 NC No Connection - - -
Note 1. All GND(ground) pins should be connected together to the LCD module's metal frame.
2. All VLCD (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. Specific pins(pin No. #2~#6) are used for internal data process of the LCD module.
These pins should be no connection.
5. Specific pins(pin No. # 8~#10) are used for Local Dimming function of the LCD module.
If not used, these pins are no connection. (Please see the Appendix III-4 for more information.)
6. LVDS pin (pin No. #24,25,40,41) are used for 10Bit(D) of the LCD module.
If used for 8Bit(R), these pins are no connection.
7. Specific pin No. #44 is used for "No signal detection" of system signal interface.
It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is "H", LCD Module displays AGP(Auto Generation Pattern).
Ver. 0.0 7 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
-LCD Connector : FI-RE41S-HF (manufactured by JAE) or KN25-41P-0.5SH (manufactured by Hirose)
(CN2)
- Mating Connector : FI-RE41HL
Table 4-2. MODULE CONNECTOR(CN2) PIN CONFIGURATION
No Symbol Description No Symbol Description
1 NC No connection(Reserved) 22 RE3N THIRD LVDS Receiver Signal (E-)
2 NC No connection 23 RE3P THIRD LVDS Receiver Signal (E+)
3 NC No connection 24 GND Ground
4 NC No connection 25 GND Ground
5 NC No connection 26 RA4N FORTH LVDS Receiver Signal (A-)
6 NC No connection 27 RA4P FORTH LVDS Receiver Signal (A+)
7 NC No connection 28 RB4N FORTH LVDS Receiver Signal (B-)
8 NC No connection 29 RB4P FORTH LVDS Receiver Signal (B+)
9 GND Ground 30 RC4N FORTH LVDS Receiver Signal (C-)
10 RA3N THIRD LVDS Receiver Signal (A-) 31 RC4P FORTH LVDS Receiver Signal (C+)
11 RA3P THIRD LVDS Receiver Signal (A+) 32 GND Ground
12 RB3N THIRD LVDS Receiver Signal (B-) 33 RCLK4N FORTH LVDS Receiver Clock Signal(-)
13 RB3P THIRD LVDS Receiver Signal (B+) 34 RCLK4P FORTH LVDS Receiver Clock Signal(+)
14 RC3N THIRD LVDS Receiver Signal (C-) 35 GND Ground
15 RC3P THIRD LVDS Receiver Signal (C+) 36 RD4N FORTH LVDS Receiver Signal (D-)
16 GND Ground 37 RD4P FORTH LVDS Receiver Signal (D+)
17 RCLK3N THIRD LVDS Receiver Clock Signal(-) 38 RE4N FORTH LVDS Receiver Signal (E-)
18 RCLK3P THIRD LVDS Receiver Clock Signal(+) 39 RE4P FORTH LVDS Receiver Signal (E+)
19 GND Ground 40 GND Ground
20 RD3N THIRD LVDS Receiver Signal (D-) 41 GND Ground
21 RD3P THIRD LVDS Receiver Signal (D+) -
Note : 1. All GND(ground) pins should be connected together to the LCD module's metal frame.
2. LVDS pin (pin No. #22,23,38,39) are used for 10Bit(D) of the LCD module.
If used for 8Bit(R), these pins are no connection.
Table 4-3. MODULE CONNECTOR(CN3) PIN CONFIGURATION
No Symbol Description
1 VSYNC Vertical Sync signal
2 N.C. No Connection
3 N.C. No Connection
4 SIN Local Dimming Serial Data
5 GND Backlight Ground
6 SCLK Local Dim Serial Clock
7 GND Backlight Ground
8 Reserved Backlight Ground or No Connection
CN3 #8 #1
CN1 #51 #1
CN2 #41
#1
CN3 #1
CN1 #51 #1
CN2 #41
#1 #8
Rear view of LCM
Ver. 0.0 8 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-2-2. Backlight Module
Master
- LED Driver Connector : 20022WR-14B1(Yeonho)
or Equivalent
- Mating Connector : 20022HS-14 or Equivalent
Table 5. LED DRIVER CONNECTOR PIN CONFIGURATION
Pin No Symbol Description Master Note
1 VBL Power Supply +24.0V VBL
2 VBL Power Supply +24.0V VBL
3 VBL Power Supply +24.0V VBL
4 VBL Power Supply +24.0V VBL
5 VBL Power Supply +24.0V VBL
6 GND Backlight Ground GND
7 GND Backlight Ground GND
8 GND Backlight Ground GND 1
9 GND Backlight Ground GND
10 GND Backlight Ground GND
11 VBR-A N.C OPEN or GND
12 VON/OFF Backlight ON/OFF control VON/OFF
13 EXTVBR-B External PWM EXTVBR-B 2
14 Status LED Status Status 3
Notes : 1. GND should be connected to the LCD module's metal frame.
2. High : on duty / Low : off duty, Pin#13 can be opened. ( if Pin #13 is open , EXTVBR-B is 100% )
3. Normal : Low (under 0.7V) / Abnormal : High (upper 3.0V)
4. Each impedance of pin #12 and 13 is over TBD [K ] and over TBD [K ].
Rear view of LCM
PCB
14
...
...
1
Ver. 0.0 9 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-2-3. Local Dimming Interface
- Local Dimming Interface Connector : 12507WR-08L(YEONHO Elec.) or Equivalent
- Mating Connector: 12507HS-08L(YEONHO Elec.) or Equivalent
Table 5-2. LOCAL DIMMING INTERFACE CONNECTOR PIN CONFIGULATION
Pin No Symbol Description Note
1 VSYNC Vertical Sync signal
2 GND Backlight Ground 1
3 GND Backlight Ground
4 DIN Local Dimming Serial Data
5 GND Backlight Ground
6 DCLK Local Dim Serial Clock
7 GND Backlight Ground
8 Reserved Backlight Ground or No Connection
Notes : 1. GND should be connected to the LCD module's metal frame.
Rear view of LCM
PCB
8
...
...
1
Ver. 0.0 10 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
Table 6-1. TIMING TABLE for NTSC (DE Only Mode)
ITEM Symbol Min Typ Max Unit Note
Display
tHV 480 480 480 tCLK 1920 / 4
Period
Horizontal
Blank tHB 40 70 200 tCLK 1
Total tHP 520 550 680 tCLK
Display
tVV 1080 1080 1080 Lines
Period
Vertical
Blank tVB 16 45 86 Lines 1
Total tVP 1096 1125 1166 Lines
DCLK fCLK 66.97 74.25 78.00 MHz
Frequency Horizontal fH 121.8 135 140 KHz 2
Vertical fV 108 120 122 Hz 2
Table 6-2 TIMING TABLE for DVB/PAL (DE Only Mode)
ITEM Symbol Min Typ Max Unit Note
Display
tHV 480 480 480 tCLK 1920 / 4
Period
Horizontal
Blank tHB 40 70 200 tCLK 1
Total tHP 520 550 680 tCLK
Display
tVV 1080 1080 1080 Lines
Period
Vertical
Blank tVB 228 270 300 Lines 1
Total tVP 1308 1350 1380 Lines
DCLK fCLK 66.97 74.25 78.00 MHz
Frequency Horizontal fH 121.8 135 140 KHz 2
Vertical fV 95 100 104 Hz 2
Note 1. The Input of HSYNC & VSYNC signal does not have an effect on normal operation(DE Only Mode).
If you use spread spectrum for EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency.
Ver. 0.0 11 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
0.7VDD
DE, Data
0.3VDD
tCLK
DCLK 0.5 VDD
Valid data
First data Invalid data Pixel 0 Pixel 4 Invalid data
Valid data
Second data Invalid data Pixel 1 Pixel 5 Invalid data
Valid data
Third data Invalid data Pixel 2 Pixel 6 Invalid data
Valid data
Forth data Invalid data Pixel 3 Pixel 7 Invalid data
DE(Data Enable)
* tHB = tHFP + tWH +tHBP
* tVB = tVFP + tWV +tVBP
1 1080
DE(Data Enable)
tVV
tVP
Ver. 0.0 12 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-4-2. LVDS Input Signal Characteristics
1) DC Specification
LVDS -
LVDS +
V CM V IN _ MAX V IN _ MIN
# V CM = {( LVDS +) + ( LVDS - )} /2
0V
Description Symbol Min Max Unit Note
LVDS Common mode Voltage VCM 1.0 1.5 V -
LVDS Input Voltage Range VIN 0.7 1.8 V -
Change in common mode Voltage VCM 250 mV -
2) AC Specification
Tclk
LVDS Clock
A
LVDS Data
( F clk = 1 /T clk )
tSKEW tSKEW
A
Tclk
LVDS 1'st Clock 80%
LVDS 2nd / 3rd / 4th Clock
20%
tRF
tSKEW_min tSKEW_max
Description Symbol Min Max Unit Note
High Threshold VTH 100 300 mV
LVDS Differential Voltage 3
Low Threshold VTL -300 -100 mV
LVDS Clock to Data Skew Margin tSKEW |(0.25*Tclk)/7| ps -
LVDS Clock/DATA Rising/Falling time tRF 260 (0.3*Tclk)/7 ps 2
Effective time of LVDS teff 360 ps -
LVDS Clock to Clock Skew Margin (Even to Odd) tSKEW_EO 1/7* Tclk Tclk -
Note 1. All Input levels of LVDS signals are based on the EIA 644 Standard.
2. If tRF isn't enough, teff should be meet the range.
3. LVDS Differential Voltage is defined within teff
Ver. 0.0 13 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
360ps
0.5tui tui
V+
data
VTH
Vcm
VTL
V-
360ps
data
teff
V+ tui : Unit Interval
clk
Vcm
V-
clk
Ver. 0.0 14 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-5. Color Data Reference
The brightness of each primary color(red,green,blue) is based on the 10bit gray scale data input for the color.
The higher binary input, the brighter the color. Table 7 provides a reference for color versus data input.
Table 7. COLOR DATA REFERENCE
Input Color Data
RED GREEN BLUE
Color MSB LSB MSB LSB MSB LSB
Basic
Color
RED ...
GREEN
BLUE ...
Ver. 0.0 15 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-6. Power Sequence
3-6-1. LCD Driving circuit
90%
Power Supply For LCD
VLCD 10% 10% 10%
0V
T1
T5
T2
Valid Data Vcm : LVDS Common mode Voltage
30%
Interface Signal (Tx_clock) 0V
100% T3 T4
T6
User Control Signal
(LVDS_select, BIT_select)
Power for LED T7 LED ON
Table 8. POWER SEQUENCE
Value
Parameter Unit Notes
Min Typ Max
T1 0.5 - 20 ms
T2 0 - - ms 4
T3 200 - - ms 3
T4 200 - - ms 3
T5 1.0 - - s 5
T6 - - T2 ms 4
T7 0.5 - s
Note :1. Please avoid floating state of interface signal at invalid period.
2. When the power supply for LCD (VLCD) is off, be sure to pull down the valid and invalid data to 0V.
3. The T3 / T4 is recommended value, the case when failed to meet a minimum specification,
abnormal display would be shown. There is no reliability problem.
4. If the on time of signals(Interface signal and user control signals) precedes the on time of Power(VLCD),
it will be happened abnormal display. When T6 is NC status, T6 doesn't need to be measured.
5. T5 should be measured after the Module has been fully discharged between power off and on
period.
Ver. 0.0 16 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
3-6-2. Sequence for LED Driver
Power Supply For LED Driver
24V (typ.)
90% 90%
VBL
10%
0V
T1 T2 T5
VON/OFF
LED ON
Ext-VBR-B
T4 T3
T6 T7
VSYNC, SIN, SCLK
(Local Dimming Data)
3-6-3. Dip condition for LED Driver
T8
VBL : 24V
VBL(Typ.) x 0.8
0V
Table 9. Power Sequence for LED Driver
Values
Parameter Units Remarks
Min Typ Max
T1 20 - - ms 1
T2 500 - - ms
T3 10 - ms
T4 0 - - ms
T5 0 - - ms
T6 0 - - ms
T7 0 - - ms
T8 - - 10 ms VBL(Typ) x 0.8
Notes : 1. T1 describes rising time of 0V to 24V and this parameter does not applied at restarting time.
Even though T1 is over the specified value, there is no problem if I2T spec of fuse is satisfied.
Ver. 0.0 17 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
4. Optical Specification
Optical characteristics are determined after the unit has been `ON' and stable in a dark environment at
25 2 C. The values are specified at an approximate distance 50cm from the LCD surface at a viewing angle
of ) and T equal to 0 .
It is presented additional information concerning the measurement equipment and method in FIG. 1.
LCD Module Pritchard 880 or
Optical Stage(x,y)
equivalent
50cm
FIG. 1 Optical Characteristic Measurement Equipment and Method
Ta= 25 2 C, VLCD=12.0V, fV=120Hz, Dclk=74.25MHz,
Table 10. OPTICAL CHARACTERISTICS EXTVBR-B =100%
Value
Parameter Symbol Unit Note
Min Typ Max
Contrast Ratio CR 1000 1400 - 1
Surface Luminance, white LWH 360 450 - cd/m2 2
Luminance Variation G WHITE 5P - - 1.3 3
Gray-to-Gray G to G - -[TBD] -[TBD] ms 4,5
MPRT MPRT - 8[TBD] 12[TBD] ms
Response Time
Uniformity G MPRT - - 1
Uniformity G G TO G - - 1
Rx TBD
RED
Ry TBD
Gx TBD
GREEN
Color Coordinates Gy Typ TBD Typ
[CIE1931] Bx -0.03 TBD +0.03
BLUE
By TBD
Wx 0.279
WHITE
Wy 0.292
Color Temperature 10,000 K
Color Gamut 72 %
Viewing Angle (CR>10)
x axis, right(I=0 ) Tr 89 - -
x axis, left (I=180 ) Tl 89 - -
degree 6
y axis, up (I=90 ) Tu 89 - -
y axis, down (I=270 ) Td 89 - -
Gray Scale - - - 7
Ver. 0.0 18 /43
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory! www.panelook.com
Global LCD Panel Exchange Center www.panelook.com
LC550EUD
Product Specification
Note : 1. Contrast Ratio(CR) is defined mathematically as :
Surface Luminance with all white pixels
Contrast Ratio =
Surface Luminance with all black pixels
It is measured at center 1-point.
2. Surface luminance are determined after the unit has been `ON' and 1 Hour after lighting the
backlight in a dark environment at 25 2 C. Surface luminance is the luminance value at center
1-point across the LCD surface 50cm from the surface with all pixels displaying white.
For more information see the FIG. 2.
3. The variation in surface luminance , G WHITE is defined as :
G WHITE(5P) = Maximum(Lon1,Lon2, Lon3, Lon4, Lon5) / Minimum(Lon1,Lon2, Lon3, Lon4, Lon5)
Where Lon1 to Lon5 are the luminance with all pixels displaying white at 5 locations .
For more information, see the FIG. 2.
4. Response time is the time required for the display to transit from G(N) to G(M) (Rise Time, TrR)
and from G(M) to G(N) (Decay Time, TrD). For additional information see the FIG. 3. (N
◦ Jabse Service Manual Search 2026 ◦ Jabse Pravopis ◦ onTap.bg ◦ Other service manual resources online : Fixya ◦ eServiceinfo